用于EagleEye3.0 规则集漏报和误报测试的示例项目,项目收集于github和gitee
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 
Guo XIn 291e661666 first commit 10 months ago
..
.ci/attachconfig first commit 10 months ago
applications first commit 10 months ago
board first commit 10 months ago
figures first commit 10 months ago
.config first commit 10 months ago
.gitignore first commit 10 months ago
Kconfig first commit 10 months ago
README.md first commit 10 months ago
README_zh.md first commit 10 months ago
SConscript first commit 10 months ago
SConstruct first commit 10 months ago
project.ewd first commit 10 months ago
project.ewp first commit 10 months ago
project.eww first commit 10 months ago
project.uvoptx first commit 10 months ago
project.uvprojx first commit 10 months ago
rtconfig.h first commit 10 months ago
rtconfig.py first commit 10 months ago
template.ewp first commit 10 months ago
template.eww first commit 10 months ago
template.uvoptx first commit 10 months ago
template.uvprojx first commit 10 months ago

README.md

STM32G431-Nucleo BSP Introduction

中文

MCU: STM32G431RB @170MHz, 128KB FLASH, 32KB RAM

The STM32G431x6/x8/xB devices are based on the high-performance Arm® Cortex®-M4 32-bit RISC core. They operate at a frequency of up to 170 MHz.

The Cortex-M4 core features a single-precision floating-point unit (FPU), which supports all the Arm single-precision data-processing instructions and all the data types. It also implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) which enhances the application’s security. These devices embed high-speed memories (128 Kbytes of Flash memory, and 32 Kbytes of SRAM), an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses and a 32-bit multi-AHB bus matrix. The devices also embed several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, securable memory area and proprietary code readout protection. The devices embed peripherals allowing mathematical/arithmetic function acceleration (CORDIC for trigonometric functions and FMAC unit for filter functions). They offer two fast 12-bit ADCs (5 Msps), four comparators, three operational amplifiers, four DAC channels (2 external and 2 internal), an internal voltage reference buffer, a low-power RTC, one general-purpose 32-bit timers, two 16-bit PWM timers dedicated to motor control, seven general-purpose 16-bit timers, and one 16-bit low-power timer. They also feature standard and advanced communication interfaces such as: - Three I2Cs - Three SPIs multiplexed with two half duplex I2Ss - Three USARTs, one UART and one low-power UART. - One FDCAN - One SAI - USB device - UCPD The devices operate in the -40 to +85 °C (+105 °C junction) and -40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications. Some independent power supplies are supported including an analog independent supply input for ADC, DAC, OPAMPs and comparators. A VBAT input allows backup of the RTC and the registers. The STM32G431x6/x8/xB family offers 9 packages from 32-pin to 100-pin.

KEY FEATURES

  • Core: Arm® 32-bit Cortex®-M4 CPU with FPU, Adaptive real-time accelerator (ART Accelerator) allowing 0-wait-state execution from Flash memory, frequency up to 170 MHz with 213 DMIPS, MPU, DSP instructions

  • Operating conditions:

    • VDD, VDDA voltage range: 1.71 V to 3.6 V
  • Mathematical hardware accelerators

    • CORDIC for trigonometric functions acceleration
    • FMAC: filter mathematical accelerator
  • Memories

    • 128 Kbytes of Flash memory with ECC support, proprietary code readout protection (PCROP), securable memory area, 1 Kbyte OTP
    • 22 Kbytes of SRAM, with hardware parity check implemented on the first 16 Kbytes
    • Routine booster: 10 Kbytes of SRAM on instruction and data bus, with hardware parity check (CCM SRAM)
  • Reset and supply management

    • Power-on/power-down reset (POR/PDR/BOR)
    • Programmable voltage detector (PVD)
    • Low-power modes: sleep, stop, standby and shutdown
    • VBAT supply for RTC and backup registers
  • Clock management

    • 4 to 48 MHz crystal oscillator
    • 32 kHz oscillator with calibration
    • Internal 16 MHz RC with PLL option (± 1%)
    • Internal 32 kHz RC oscillator (± 5%)
  • Up to 86 fast I/Os

    • All mappable on external interrupt vectors
    • Several I/Os with 5 V tolerant capability
  • Interconnect matrix

  • 12-channel DMA controller

  • 2 x ADCs 0.25 µs (up to 23 channels). Resolution up to 16-bit with hardware oversampling, 0 to 3.6 V conversion range

  • 4 x 12-bit DAC channels

    • 2 x buffered external channels 1 MSPS
    • 2 x unbuffered internal channels 15 MSPS
  • 4 x ultra-fast rail-to-rail analog comparators

  • 3 x operational amplifiers that can be used in PGA mode, all terminals accessible

  • Internal voltage reference buffer (VREFBUF) supporting three output voltages (2.048 V, 2.5 V, 2.9 V)

  • 14 timers:

    • 1 x 32-bit timer and 2 x 16-bit timers with up to four IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
    • 2 x 16-bit 8-channel advanced motor control timers, with up to 8 x PWM channels, dead time generation and emergency stop
    • 1 x 16-bit timer with 2 x IC/OCs, one OCN/PWM, dead time generation and emergency stop
    • 2 x 16-bit timers with IC/OC/OCN/PWM, dead time generation and emergency stop
    • 2 x watchdog timers (independent, window)
    • 1 x SysTick timer: 24-bit downcounter
    • 2 x 16-bit basic timers
    • 1 x low-power timer
  • Calendar RTC with alarm, periodic wakeup from stop/standby

  • Communication interfaces

    • 1 x FDCAN controller supporting flexible data rate
    • 3 x I2C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from stop
    • 4 x USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)
    • 1 x LPUART
    • 3 x SPIs, 4 to 16 programmable bit frames, 2 x with multiplexed half duplex I2S interface
    • 1 x SAI (serial audio interface)
    • USB 2.0 full-speed interface with LPM and BCD support
    • IRTIM (infrared interface)
    • USB Type-C™ /USB power delivery controller (UCPD)
  • True random number generator (RNG)

  • CRC calculation unit, 96-bit unique ID

  • Development support: serial wire debug (SWD), JTAG, Embedded Trace Macrocell™

Read more

Documents Description
STM32_Nucleo-64_BSP_Introduction How to run RT-Thread on STM32 Nucleo-64 boards (Must-Read)
STM32G431RB ST Official Website STM32G431RB datasheet and other resources

Maintained By

xuzhuoyi, xzy476386434@vip.qq.com

Translated By

Meco Man @ RT-Thread Community

jiantingman@foxmail.com

https://github.com/mysterywolf