guoxin
/
test-example-projects
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
用于EagleEye3.0 规则集漏报和误报测试的示例项目，项目收集于github和gitee
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
3 Commits
1 Branch
0 Tags
722 MiB
 
 
 
 
 
 
Tag: Branch: Tree: master
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'master'
${ noResults }
test-example-projects/qt_projects/rt-thread-master/bsp/maxim/max32660-evsys/max32660.svd

10650 lines
347 KiB
Raw Permalink Blame History

<?xml version='1.0' encoding='utf-8'?>
<device xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1" xsi:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
<vendor>Maxim Integrated</vendor>
<vendorID>Maxim</vendorID>
<name>max32660</name>
<series>ARMCM4</series>
<version>1.0</version>
<description>MAX32660 32-bit ARM Cortex-M4 microcontroller with 96KB of system RAM and 256KB of flash memory.</description>
<cpu>
<name>CM4</name>
<revision>r2p1</revision>
<endian>little</endian>
<mpuPresent>true</mpuPresent>
<fpuPresent>true</fpuPresent>
<nvicPrioBits>3</nvicPrioBits>
<vendorSystickConfig>false</vendorSystickConfig>
</cpu>
<addressUnitBits>8</addressUnitBits>
<width>32</width>
<size>0x20</size>
<access>read-write</access>
<resetValue>0x00000000</resetValue>
<resetMask>0xFFFFFFFF</resetMask>
<peripherals>
<peripheral>
<name>BBFC</name>
<description>Battery-Backed Function Control.</description>
<baseAddress>0x40005800</baseAddress>
<addressBlock>
<offset>0x00</offset>
<size>0x400</size>
<usage>registers</usage>
</addressBlock>
<registers>
<register>
<name>BBFCR0</name>
<description>Function Control Register 0.</description>
<addressOffset>0x00</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>CKPDRV</name>
<description>Hyperbus CK Pad Driver Control.</description>
<bitOffset>0</bitOffset>
<bitWidth>4</bitWidth>
</field>
<field>
<name>CKNPDRV</name>
<description>Hyperbus CKN Pad Driver Control.</description>
<bitOffset>4</bitOffset>
<bitWidth>4</bitWidth>
</field>
<field>
<name>RDSDLLEN</name>
<description>Hyperbus RDS DLL Power Up Control.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--BBFC Battery-Backed Function Control.-->
<peripheral>
<name>BBSIR</name>
<description>Battery-Backed Registers.</description>
<baseAddress>0x40005400</baseAddress>
<addressBlock>
<offset>0x00</offset>
<size>0x400</size>
<usage>registers</usage>
</addressBlock>
<registers>
<register>
<name>rsv0</name>
<description>RFU</description>
<addressOffset>0x00</addressOffset>
</register>
<register>
<name>BB_SIR2</name>
<description>System Init. Configuration Register 2.</description>
<addressOffset>0x08</addressOffset>
<access>read-only</access>
</register>
<register>
<name>BB_SIR3</name>
<description>System Init. Configuration Register 3.</description>
<addressOffset>0x0C</addressOffset>
<access>read-only</access>
</register>
</registers>
</peripheral>
<!--BBSIR Battery-Backed Registers.-->
<peripheral>
<name>DMA</name>
<description>DMA Controller Fully programmable, chaining capable DMA channels.</description>
<baseAddress>0x40028000</baseAddress>
<size>32</size>
<addressBlock>
<offset>0x00</offset>
<size>0x1000</size>
<usage>registers</usage>
</addressBlock>
<interrupt>
<name>DMA0</name>
<value>28</value>
</interrupt>
<interrupt>
<name>DMA1</name>
<value>29</value>
</interrupt>
<interrupt>
<name>DMA2</name>
<value>30</value>
</interrupt>
<interrupt>
<name>DMA3</name>
<value>31</value>
</interrupt>
<interrupt>
<name>DMA4</name>
<value>68</value>
</interrupt>
<interrupt>
<name>DMA5</name>
<value>69</value>
</interrupt>
<interrupt>
<name>DMA6</name>
<value>70</value>
</interrupt>
<interrupt>
<name>DMA7</name>
<value>71</value>
</interrupt>
<interrupt>
<name>DMA8</name>
<value>72</value>
</interrupt>
<interrupt>
<name>DMA9</name>
<value>73</value>
</interrupt>
<interrupt>
<name>DMA10</name>
<value>74</value>
</interrupt>
<interrupt>
<name>DMA11</name>
<value>75</value>
</interrupt>
<interrupt>
<name>DMA12</name>
<value>76</value>
</interrupt>
<interrupt>
<name>DMA13</name>
<value>77</value>
</interrupt>
<interrupt>
<name>DMA14</name>
<value>78</value>
</interrupt>
<interrupt>
<name>DMA15</name>
<value>79</value>
</interrupt>
<registers>
<register>
<name>CN</name>
<description>DMA Control Register.</description>
<addressOffset>0x000</addressOffset>
<fields>
<field>
<name>CH0_IEN</name>
<description>Channel 0 Interrupt Enable.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field derivedFrom="CH0_IEN">
<name>CH1_IEN</name>
<description>Channel 1 Interrupt Enable.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field derivedFrom="CH0_IEN">
<name>CH2_IEN</name>
<description>Channel 2 Interrupt Enable.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field derivedFrom="CH0_IEN">
<name>CH3_IEN</name>
<description>Channel 3 Interrupt Enable.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
</field>
</fields>
</register>
<register>
<name>INTR</name>
<description>DMA Interrupt Register.</description>
<addressOffset>0x004</addressOffset>
<access>read-only</access>
<fields>
<field>
<name>CH0_IPEND</name>
<description>Channel Interrupt. To clear an interrupt, all active interrupt bits of the DMA_ST must be cleared. The interrupt bits are set only if their corresponding interrupt enable bits are set in DMA_CN.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>ch_ipend_enum</name>
<enumeratedValue>
<name>inactive</name>
<description>No interrupt is pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field derivedFrom="CH0_IPEND">
<name>CH1_IPEND</name>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field derivedFrom="CH0_IPEND">
<name>CH2_IPEND</name>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field derivedFrom="CH0_IPEND">
<name>CH3_IPEND</name>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
</field>
</fields>
</register>
<cluster>
<dim>4</dim>
<dimIncrement>4</dimIncrement>
<name>CH[%s]</name>
<description>DMA Channel registers.</description>
<headerStructName>dma_ch</headerStructName>
<addressOffset>0x100</addressOffset>
<access>read-write</access>
<register>
<name>CFG</name>
<description>DMA Channel Configuration Register.</description>
<addressOffset>0x100</addressOffset>
<fields>
<field>
<name>CHEN</name>
<description>Channel Enable. This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RLDEN</name>
<description>Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>PRI</name>
<description>DMA Priority.</description>
<bitOffset>2</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>high</name>
<description>Highest Priority.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>medHigh</name>
<description>Medium High Priority.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>medLow</name>
<description>Medium Low Priority.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>low</name>
<description>Lowest Priority.</description>
<value>3</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>REQSEL</name>
<description>Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.</description>
<bitOffset>4</bitOffset>
<bitWidth>6</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>MEMTOMEM</name>
<description>Memory To Memory</description>
<value>0x00</value>
</enumeratedValue>
<enumeratedValue>
<name>SPI0RX</name>
<description>SPI0 RX</description>
<value>0x01</value>
</enumeratedValue>
<enumeratedValue>
<name>SPI1RX</name>
<description>SPI1 RX</description>
<value>0x02</value>
</enumeratedValue>
<enumeratedValue>
<name>UART0RX</name>
<description>UART0 RX</description>
<value>0x04</value>
</enumeratedValue>
<enumeratedValue>
<name>UART1RX</name>
<description>UART1 RX</description>
<value>0x05</value>
</enumeratedValue>
<enumeratedValue>
<name>I2C0RX</name>
<description>I2C0 RX</description>
<value>0x07</value>
</enumeratedValue>
<enumeratedValue>
<name>I2C1RX</name>
<description>I2C1 RX</description>
<value>0x08</value>
</enumeratedValue>
<enumeratedValue>
<name>SPI0TX</name>
<description>SPI0 TX</description>
<value>0x21</value>
</enumeratedValue>
<enumeratedValue>
<name>SPI1TX</name>
<description>SPI1 TX</description>
<value>0x22</value>
</enumeratedValue>
<enumeratedValue>
<name>UART0TX</name>
<description>UART0 TX</description>
<value>0x24</value>
</enumeratedValue>
<enumeratedValue>
<name>UART1TX</name>
<description>UART1 TX</description>
<value>0x25</value>
</enumeratedValue>
<enumeratedValue>
<name>I2C0TX</name>
<description>I2C0 TX</description>
<value>0x27</value>
</enumeratedValue>
<enumeratedValue>
<name>I2C1TX</name>
<description>I2C1 TX</description>
<value>0x28</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>REQWAIT</name>
<description>Request Wait Enable. When enabled, delay timer start until DMA request transitions from active to inactive.</description>
<bitOffset>10</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TOSEL</name>
<description>Time-Out Select. Selects the number of prescale clocks seen by the channel timer before a time-out conditions is generated for this channel. Important note: since the prescaler runs independent of the individual channel timers, the actual number of Pre-Scale clock edges seen has a margin of error equal to a single Pre-Scale clock.</description>
<bitOffset>11</bitOffset>
<bitWidth>3</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>to4</name>
<description>Timeout of 3 to 4 prescale clocks.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>to8</name>
<description>Timeout of 7 to 8 prescale clocks.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>to16</name>
<description>Timeout of 15 to 16 prescale clocks.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>to32</name>
<description>Timeout of 31 to 32 prescale clocks.</description>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>to64</name>
<description>Timeout of 63 to 64 prescale clocks.</description>
<value>4</value>
</enumeratedValue>
<enumeratedValue>
<name>to128</name>
<description>Timeout of 127 to 128 prescale clocks.</description>
<value>5</value>
</enumeratedValue>
<enumeratedValue>
<name>to256</name>
<description>Timeout of 255 to 256 prescale clocks.</description>
<value>6</value>
</enumeratedValue>
<enumeratedValue>
<name>to512</name>
<description>Timeout of 511 to 512 prescale clocks.</description>
<value>7</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>PSSEL</name>
<description>Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.</description>
<bitOffset>14</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable timer.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>div256</name>
<description>hclk / 256.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>div64k</name>
<description>hclk / 64k.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>div16M</name>
<description>hclk / 16M.</description>
<value>3</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SRCWD</name>
<description>Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.</description>
<bitOffset>16</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>byte</name>
<description>Byte.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>halfWord</name>
<description>Halfword.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>word</name>
<description>Word.</description>
<value>2</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SRCINC</name>
<description>Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.</description>
<bitOffset>18</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>DSTWD</name>
<description>Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).</description>
<bitOffset>20</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>byte</name>
<description>Byte.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>halfWord</name>
<description>Halfword.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>word</name>
<description>Word.</description>
<value>2</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>DSTINC</name>
<description>Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.</description>
<bitOffset>22</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>BRST</name>
<description>Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst. Burst size equals 1 + value stored in this field.</description>
<bitOffset>24</bitOffset>
<bitWidth>5</bitWidth>
</field>
<field>
<name>CHDIEN</name>
<description>Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.</description>
<bitOffset>30</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CTZIEN</name>
<description>Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.</description>
<bitOffset>31</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>ST</name>
<description>DMA Channel Status Register.</description>
<addressOffset>0x104</addressOffset>
<fields>
<field>
<name>CH_ST</name>
<description>Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware, the DMA_CFG.CHEN bit is also cleared (if not cleared already).</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>IPEND</name>
<description>Channel Interrupt.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No interrupt is pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CTZ_ST</name>
<description>Count-to-Zero (CTZ) Status</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<modifiedWriteValues>oneToClear</modifiedWriteValues>
<enumeratedValues>
<name>ctz_st_enum_rd</name>
<usage>read</usage>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>ctz_st_enum_wr</name>
<usage>write</usage>
<enumeratedValue>
<name>Clear</name>
<description>Clears the interrupt flag</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RLD_ST</name>
<description>Reload Status.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<modifiedWriteValues>oneToClear</modifiedWriteValues>
<enumeratedValues>
<usage>read</usage>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<usage>write</usage>
<enumeratedValue>
<name>Clear</name>
<description>Clears the interrupt flag</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>BUS_ERR</name>
<description>Bus Error. Indicates that an AHB abort was received and the channel has been disabled.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<modifiedWriteValues>oneToClear</modifiedWriteValues>
<enumeratedValues>
<usage>read</usage>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<usage>write</usage>
<enumeratedValue>
<name>Clear</name>
<description>Clears the interrupt flag</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TO_ST</name>
<description>Time-Out Status.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<modifiedWriteValues>oneToClear</modifiedWriteValues>
<enumeratedValues>
<usage>read</usage>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<usage>write</usage>
<enumeratedValue>
<name>Clear</name>
<description>Clears the interrupt flag</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>SRC</name>
<description>Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD.</description>
<addressOffset>0x108</addressOffset>
<fields>
<field>
<name>ADDR</name>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>DST</name>
<description>Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD.</description>
<addressOffset>0x10C</addressOffset>
<fields>
<field>
<name>ADDR</name>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>CNT</name>
<description>DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered.</description>
<addressOffset>0x110</addressOffset>
<fields>
<field>
<name>CNT</name>
<description>DMA Counter.</description>
<bitOffset>0</bitOffset>
<bitWidth>24</bitWidth>
</field>
</fields>
</register>
<register>
<name>SRC_RLD</name>
<description>Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition.</description>
<addressOffset>0x114</addressOffset>
<fields>
<field>
<name>SRC_RLD</name>
<description>Source Address Reload Value.</description>
<bitOffset>0</bitOffset>
<bitWidth>31</bitWidth>
</field>
</fields>
</register>
<register>
<name>DST_RLD</name>
<description>Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition.</description>
<addressOffset>0x118</addressOffset>
<fields>
<field>
<name>DST_RLD</name>
<description>Destination Address Reload Value.</description>
<bitOffset>0</bitOffset>
<bitWidth>31</bitWidth>
</field>
</fields>
</register>
<register>
<name>CNT_RLD</name>
<description>DMA Channel Count Reload Register.</description>
<addressOffset>0x11C</addressOffset>
<fields>
<field>
<name>CNT_RLD</name>
<description>Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition.</description>
<bitOffset>0</bitOffset>
<bitWidth>24</bitWidth>
</field>
<field>
<name>RLDEN</name>
<description>Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.</description>
<bitOffset>31</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
</cluster>
</registers>
</peripheral>
<!--DMA DMA Controller Fully programmable, chaining capable DMA channels.-->
<peripheral>
<name>FLC</name>
<description>Flash Memory Control.</description>
<prependToName>FLSH_</prependToName>
<baseAddress>0x40029000</baseAddress>
<addressBlock>
<offset>0x00</offset>
<size>0x1000</size>
<usage>registers</usage>
</addressBlock>
<interrupt>
<name>Flash_Controller</name>
<description>Flash Controller interrupt.</description>
<value>23</value>
</interrupt>
<registers>
<register>
<name>ADDR</name>
<description>Flash Write Address.</description>
<addressOffset>0x00</addressOffset>
<fields>
<field>
<name>ADDR</name>
<description>Address for next operation.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>CLKDIV</name>
<description>Flash Clock Divide. The clock (PLL0) is divided by this value to generate a 1 MHz clock for Flash controller.</description>
<addressOffset>0x04</addressOffset>
<resetValue>0x00000064</resetValue>
<fields>
<field>
<name>CLKDIV</name>
<description>Flash Clock Divide. The clock is divided by this value to generate a 1MHz clock for flash controller.</description>
<bitOffset>0</bitOffset>
<bitWidth>8</bitWidth>
</field>
</fields>
</register>
<register>
<name>CN</name>
<description>Flash Control Register.</description>
<addressOffset>0x08</addressOffset>
<fields>
<field>
<name>WR</name>
<description>Write. This bit is automatically cleared after the operation.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>complete</name>
<description>No operation/complete.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>start</name>
<description>Start operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field derivedFrom="WR">
<name>ME</name>
<description>Mass Erase. This bit is automatically cleared after the operation.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field derivedFrom="WR">
<name>PGE</name>
<description>Page Erase. This bit is automatically cleared after the operation.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>WDTH</name>
<description>Data Width. This bits selects write data width.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>size128</name>
<description>128-bit.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>size32</name>
<description>32-bit.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ERASE_CODE</name>
<description>Erase Code. The ERASE_CODE must be set up property before erase operation can be initiated. These bits are automatically cleared after the operation is complete.</description>
<bitOffset>8</bitOffset>
<bitWidth>8</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>nop</name>
<description>No operation.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>erasePage</name>
<description>Enable Page Erase.</description>
<value>0x55</value>
</enumeratedValue>
<enumeratedValue>
<name>eraseAll</name>
<description>Enable Mass Erase. The debug port must be enabled.</description>
<value>0xAA</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>PEND</name>
<description>Flash Pending. When Flash operation is in progress (busy), Flash reads and writes will fail. When PEND is set, write to all Flash registers, with exception of the Flash interrupt register, are ignored.</description>
<bitOffset>24</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>idle</name>
<description>Idle.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>busy</name>
<description>Busy.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>LVE</name>
<description>Low Voltage Read Enable </description>
<bitOffset>25</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<name>lve_read</name>
<usage>read</usage>
<enumeratedValue>
<name>dis</name>
<description>Disabled</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enabled</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>BRST</name>
<description>Burst Mode Enable.</description>
<bitOffset>27</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>disable</name>
<description>Disable</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>enable</name>
<description>Enable</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>UNLOCK</name>
<description>Flash Unlock. The correct unlock code must be written to these four bits before any Flash write or erase operation is allowed.</description>
<bitOffset>28</bitOffset>
<bitWidth>4</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>unlocked</name>
<description>Flash Unlocked</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>locked</name>
<description>Flash Locked</description>
<value>3</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INTR</name>
<description>Flash Interrupt Register.</description>
<addressOffset>0x024</addressOffset>
<fields>
<field>
<name>DONE</name>
<description>Flash Done Interrupt. This bit is set to 1 upon Flash write or erase completion.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No interrupt is pending</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>AF</name>
<description>Flash Access Fail. This bit is set when an attempt is made to write the flash while the flash is busy or the flash is locked. This bit can only be set to 1 by hardware.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noError</name>
<description>No Failure.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>error</name>
<description>Failure occurs.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>DONEIE</name>
<description>Flash Done Interrupt Enable.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>disable</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>enable</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field derivedFrom="DONEIE">
<name>AFIE</name>
<bitOffset>9</bitOffset>
<bitWidth>1</bitWidth>
</field>
</fields>
</register>
<register>
<dim>4</dim>
<dimIncrement>4</dimIncrement>
<name>DATA[%s]</name>
<description>Flash Write Data.</description>
<addressOffset>0x30</addressOffset>
<fields>
<field>
<name>DATA</name>
<description>Data next operation.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>ACNTL</name>
<description>Access Control Register. Writing the ACNTL register with the following values in the order shown, allows read and write access to the system and user Information block: pflc-acntl = 0x3a7f5ca3; pflc-acntl = 0xa1e34f20; pflc-acntl = 0x9608b2c1. When unlocked, a write of any word will disable access to system and user information block. Readback of this register is always zero.</description>
<addressOffset>0x40</addressOffset>
<access>write-only</access>
<fields>
<field>
<name>ACNTL</name>
<description>Access control.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--FLC Flash Memory Control.-->
<peripheral>
<name>GCR</name>
<description>Global Control Registers.</description>
<baseAddress>0x40000000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x400</size>
<usage>registers</usage>
</addressBlock>
<registers>
<register>
<name>SCON</name>
<description>System Control.</description>
<addressOffset>0x00</addressOffset>
<resetMask>0xFFFFFFFE</resetMask>
<fields>
<field>
<name>SBUSARB</name>
<description>System bus abritration scheme. These bits are used to select between Fixed-burst abritration and Round-Robin scheme. The Round-Robin scheme is selected by default. These bits are reset by the system reset.</description>
<bitOffset>1</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>fix</name>
<description>Fixed Burst abritration.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>round</name>
<description>Round-robin scheme.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>FLASH_PAGE_FLIP</name>
<description>Flips the Flash bottom and top halves. (Depending on the total flash size, each half is either 256K or 512K). Initiating a flash page flip will cause a flush of both the data buffer on the DCODE bus and the internal instruction buffer.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>normal</name>
<description>Physical layout matches logical layout.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>swapped</name>
<description>Bottom half mapped to logical top half and vice versa.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>FPU_DIS</name>
<description>Floating Point Unit Disable </description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>enable</name>
<description>enable Floating point unit</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>disable</name>
<description>disable floating point unit </description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CCACHE_FLUSH</name>
<description>Code Cache Flush. This bit is used to flush the code caches and the instruction buffer of the Cortex-M4. </description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>normal</name>
<description>Normal Code Cache Operation</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>flush</name>
<description>Code Caches and CPU instruction buffer are flushed </description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SWD_DIS</name>
<description>Serial Wire Debug Disable </description>
<bitOffset>14</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>enable</name>
<description>Enable JTAG SWD</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>disable</name>
<description>Disable JTAG SWD </description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>RSTR0</name>
<description>Reset.</description>
<addressOffset>0x04</addressOffset>
<fields>
<field>
<name>DMA</name>
<description>DMA Reset.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>dma_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>dma_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>WDT</name>
<description>Watchdog Timer Reset.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>wdt_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>wdt_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>GPIO0</name>
<description>GPIO0 Reset. Setting this bit to 1 resets GPIO0 pins to their default states.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>gpio0_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>gpio0_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TIMER0</name>
<description>Timer0 Reset. Setting this bit to 1 resets Timer 0 blocks.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>timer0_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>timer0_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TIMER1</name>
<description>Timer1 Reset. Setting this bit to 1 resets Timer 1 blocks.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>timer1_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>timer1_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TIMER2</name>
<description>Timer2 Reset. Setting this bit to 1 resets Timer 2 blocks.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>timer2_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>timer2_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>UART0</name>
<description>UART0 Reset. Setting this bit to 1 resets all UART 0 blocks.</description>
<bitOffset>11</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>uart0_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>uart0_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>UART1</name>
<description>UART1 Reset. Setting this bit to 1 resets all UART 1 blocks.</description>
<bitOffset>12</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>uart1_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>uart1_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SPI0</name>
<description>SPI0 Reset. Setting this bit to 1 resets all SPI 0 blocks.</description>
<bitOffset>13</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>spi0_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>spi0_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SPI1</name>
<description>SPI1 Reset. Setting this bit to 1 resets all SPI 1 blocks.</description>
<bitOffset>14</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>spi1_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>xpi1_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>I2C0</name>
<description>I2C0 Reset.</description>
<bitOffset>16</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>i2c0_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>i2c0_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RTC</name>
<description>Real Time Clock Reset.</description>
<bitOffset>17</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>rtc_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>rtc_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SRST</name>
<description>Soft Reset.Write 1 to perform a Soft Reset. A soft reset performs a Peripheral Reset and also resets the GPIO peripheral but does not reset the CPU or Watchdog Timer.</description>
<bitOffset>29</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>srst_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>srst_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>PRST</name>
<description>Peripheral Reset. Setting this bit to 1 resets all peripherals. The CPU core, the watchdog timer, and all GPIO pins are unaffected by this reset.</description>
<bitOffset>30</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>prst_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>prst_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SYSTEM</name>
<description>System Reset. Setting this bit to 1 resets the CPU core and all peripherals, including the watchdog timer.</description>
<bitOffset>31</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>system_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>system_read</name>
<usage>read</usage>
<enumeratedValue>
<name>Reset_Done</name>
<description>Reset Complete</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Busy</name>
<description>Reset Busy</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>CLKCN</name>
<description>Clock Control.</description>
<addressOffset>0x08</addressOffset>
<resetValue>0x00000008</resetValue>
<fields>
<field>
<name>PSC</name>
<description>Prescaler Select. This 3 bit field sets the system operating frequency by controlling the prescaler that divides the output of the PLL0.</description>
<bitOffset>6</bitOffset>
<bitWidth>3</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>div1</name>
<description>Divide by 1.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>div2</name>
<description>Divide by 2.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>div4</name>
<description>Divide by 4.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>div8</name>
<description>Divide by 8.</description>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>div16</name>
<description>Divide by 16.</description>
<value>4</value>
</enumeratedValue>
<enumeratedValue>
<name>div32</name>
<description>Divide by 32.</description>
<value>5</value>
</enumeratedValue>
<enumeratedValue>
<name>div64</name>
<description>Divide by 64.</description>
<value>6</value>
</enumeratedValue>
<enumeratedValue>
<name>div128</name>
<description>Divide by 128.</description>
<value>7</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CLKSEL</name>
<description>Clock Source Select. This 3 bit field selects the source for the system clock.</description>
<bitOffset>9</bitOffset>
<bitWidth>3</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>HIRC</name>
<description>The internal 96 MHz oscillator is used for the system clock.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>nanoRing</name>
<description>The nano-ring output is used for the system clock.</description>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>hfxIn</name>
<description>HFXIN is used for the system clock.</description>
<value>6</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CKRDY</name>
<description>Clock Ready. This read only bit reflects whether the currently selected system clock source is running.</description>
<bitOffset>13</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>busy</name>
<description>Switchover to the new clock source (as selected by CLKSEL) has not yet occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>ready</name>
<description>System clock running from CLKSEL clock source.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>X32K_EN</name>
<description>32kHz Crystal Oscillator Enable.</description>
<bitOffset>17</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Is Disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Is Enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>HIRC_EN</name>
<description>60MHz High Frequency Internal Reference Clock Enable.</description>
<bitOffset>18</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Is Disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Is Enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>X32K_RDY</name>
<description>32kHz Crystal Oscillator Ready</description>
<bitOffset>25</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>not</name>
<description>Not Ready</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Ready</name>
<description>X32K Ready</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>HIRC_RDY</name>
<description>60MHz HIRC Ready.</description>
<bitOffset>26</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>not</name>
<description>Not Ready</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>ready</name>
<description>HIRC Ready</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>LIRC8K_RDY</name>
<description>8kHz Low Frequency Reference Clock Ready.</description>
<bitOffset>29</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>not</name>
<description>Not Ready</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>ready</name>
<description>Clock Ready</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>PM</name>
<description>Power Management.</description>
<addressOffset>0x0C</addressOffset>
<fields>
<field>
<name>MODE</name>
<description>Operating Mode. This two bit field selects the current operating mode for the device. Note that code execution only occurs during ACTIVE mode.</description>
<bitOffset>0</bitOffset>
<bitWidth>3</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>active</name>
<description>Active Mode.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>shutdown</name>
<description>Shutdown Mode.</description>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>backup</name>
<description>Backup Mode.</description>
<value>4</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>GPIOWKEN</name>
<description>GPIO Wake Up Enable. This bit enables all GPIO pins as potential wakeup sources. Any GPIO configured for wakeup is capable of causing an exit from IDLE or STANDBY modes when this bit is set.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Wake Up Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Wake Up Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RTCWKEN</name>
<description>RTC Alarm Wake Up Enable. This bit enables RTC alarm as wakeup source. If enabled, the desired RTC alarm must be configured via the RTC control registers.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Wake Up Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Wake Up Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>HIRCPD</name>
<description>HIRC Power Down. This bit selects HIRC power state in DEEPSLEEP mode. </description>
<bitOffset>15</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>active</name>
<description>Mode is Active.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>deepsleep</name>
<description>Powered down in DEEPSLEEP.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>PCKDIV</name>
<description>Peripheral Clock Divider.</description>
<addressOffset>0x18</addressOffset>
<resetValue>0x00000001</resetValue>
<fields>
<field>
<name>AONCD</name>
<description>Always-ON(AON) domain CLock Divider. These bits define the AON domain clock divider.</description>
<bitOffset>0</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>div_4</name>
<description>PCLK divide by 4.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>div_8</name>
<description>PCLK divide by 8.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>div_16</name>
<description>PCLK divide by 16.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>div_32</name>
<description>PCLK divide by 32.</description>
<value>3</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>PERCKCN0</name>
<description>Peripheral Clock Disable.</description>
<addressOffset>0x24</addressOffset>
<fields>
<field>
<name>GPIO0D</name>
<description>GPIO0 Disable.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>GPIODisable</name>
<enumeratedValue>
<name>en</name>
<description>enable it.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>disable it.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>DMAD</name>
<description>DMA Disable.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>GPIODisable</name>
<enumeratedValue>
<name>en</name>
<description>enable it.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>disable it.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SPI0D</name>
<description>SPI 0 Disable.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>GPIODisable</name>
<enumeratedValue>
<name>en</name>
<description>enable it.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>disable it.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SPI1D</name>
<description>SPI 1 Disable.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>GPIODisable</name>
<enumeratedValue>
<name>en</name>
<description>enable it.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>disable it.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>UART0D</name>
<description>UART 0 Disable.</description>
<bitOffset>9</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>GPIODisable</name>
<enumeratedValue>
<name>en</name>
<description>enable it.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>disable it.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>UART1D</name>
<description>UART 1 Disable.</description>
<bitOffset>10</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>GPIODisable</name>
<enumeratedValue>
<name>en</name>
<description>enable it.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>disable it.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>I2C0D</name>
<description>I2C 0 Disable.</description>
<bitOffset>13</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>GPIODisable</name>
<enumeratedValue>
<name>en</name>
<description>enable it.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>disable it.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>T0D</name>
<description>Timer 0 Disable.</description>
<bitOffset>15</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>GPIODisable</name>
<enumeratedValue>
<name>en</name>
<description>enable it.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>disable it.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>T1D</name>
<description>Timer 1 Disable.</description>
<bitOffset>16</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>GPIODisable</name>
<enumeratedValue>
<name>en</name>
<description>enable it.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>disable it.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>T2D</name>
<description>Timer 2 Disable.</description>
<bitOffset>17</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>GPIODisable</name>
<enumeratedValue>
<name>en</name>
<description>enable it.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>disable it.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>I2C1D</name>
<description>I2C 1 Disable.</description>
<bitOffset>28</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>GPIODisable</name>
<enumeratedValue>
<name>en</name>
<description>enable it.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>disable it.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>MEMCKCN</name>
<description>Memory Clock Control Register.</description>
<addressOffset>0x28</addressOffset>
<fields>
<field>
<name>FWS</name>
<description>Flash Wait State. These bits define the number of wait-state cycles per Flash data read access. Minimum wait state is 2.</description>
<bitOffset>0</bitOffset>
<bitWidth>3</bitWidth>
</field>
<field>
<name>SYSRAM0LS</name>
<description>System RAM 0 Light Sleep Mode.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>active</name>
<description>Memory is active.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>light_sleep</name>
<description>Memory is in Light Sleep mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SYSRAM1LS</name>
<description>System RAM 1 Light Sleep Mode.</description>
<bitOffset>9</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>active</name>
<description>Memory is active.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>light_sleep</name>
<description>Memory is in Light Sleep mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SYSRAM2LS</name>
<description>System RAM 2 Light Sleep Mode.</description>
<bitOffset>10</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>active</name>
<description>Memory is active.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>light_sleep</name>
<description>Memory is in Light Sleep mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SYSRAM3LS</name>
<description>System RAM 3 Light Sleep Mode.</description>
<bitOffset>11</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>active</name>
<description>Memory is active.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>light_sleep</name>
<description>Memory is in Light Sleep mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ICACHELS</name>
<description>ICache RAM Light Sleep Mode.</description>
<bitOffset>12</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>active</name>
<description>Memory is active.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>light_sleep</name>
<description>Memory is in Light Sleep mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>MEMZCN</name>
<description>Memory Zeroize Control.</description>
<addressOffset>0x2C</addressOffset>
<fields>
<field>
<name>SRAM0Z</name>
<description>System RAM Block 0.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>nop</name>
<description>No operation/complete.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>start</name>
<description>Start operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ICACHEZ</name>
<description>Instruction Cache.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>nop</name>
<description>No operation/complete.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>start</name>
<description>Start operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>SCCK</name>
<description>Smart Card Clock Control.</description>
<addressOffset>0x34</addressOffset>
<resetValue>0x00001414</resetValue>
</register>
<register>
<name>MPRI0</name>
<description>Master Priority Control Register 0.</description>
<addressOffset>0x38</addressOffset>
<resetValue>0x00001414</resetValue>
</register>
<register>
<name>MPRI1</name>
<description>Mater Priority Control Register 1.</description>
<addressOffset>0x3C</addressOffset>
<resetValue>0x00001414</resetValue>
</register>
<register>
<name>SYSST</name>
<description>System Status Register.</description>
<addressOffset>0x40</addressOffset>
<fields>
<field>
<name>ICECLOCK</name>
<description>ARM ICE Lock Status.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>unlocked</name>
<description>ICE is unlocked.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>locked</name>
<description>ICE is locked.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CODEINTERR</name>
<description>Code Integrity Error Flag. This bit indicates a code integrity error has occured in XiP interface. </description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>norm</name>
<description>Normal Operating Condition.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>code</name>
<description>Code Integrity Error.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SCMEMF</name>
<description>System Cache Memory Fault Flag. This bit indicates a memory fault has occured in the System Cache while receiving data from the Hyperbus Interface.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>norm</name>
<description>Normal Operating Condition.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>memory</name>
<description>Memory Fault.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>RSTR1</name>
<description>Reset 1.</description>
<addressOffset>0x44</addressOffset>
<fields>
<field>
<name>I2C1</name>
<description>I2C1 Reset.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>reset_write</name>
<usage>write</usage>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>reset</name>
<description>Starts reset operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
<enumeratedValues>
<name>reset_read</name>
<usage>read</usage>
<enumeratedValue>
<name>reset_done</name>
<description>Reset complete.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>busy</name>
<description>Reset in progress.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>PERCKCN1</name>
<description>Peripheral Clock Disable.</description>
<addressOffset>0x48</addressOffset>
<fields>
<field>
<name>FLCD</name>
<description>Secure Flash Controller Disable.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ICACHED</name>
<description>ICache Clock Disable. </description>
<bitOffset>11</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>EVTEN</name>
<description>Event Enable Register.</description>
<addressOffset>0x4C</addressOffset>
<fields>
<field>
<name>DMAEVENT</name>
<description>Enable DMA event. When this bit is set, a DMA event will cause an RXEV event to wake the CPU from WFE sleep mode.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>RXEVENT</name>
<description>Enable RXEV pin event. When this bit is set, a logic high of GPIO0[24] will cause an RXEV event to wake the CPU from WFE sleep mode. </description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
</field>
</fields>
</register>
<register>
<name>REVISION</name>
<description>Revision Register.</description>
<addressOffset>0x50</addressOffset>
<access>read-only</access>
<fields>
<field>
<name>REVISION</name>
<description>Manufacturer Chip Revision. </description>
<bitOffset>0</bitOffset>
<bitWidth>16</bitWidth>
</field>
</fields>
</register>
<register>
<name>SYSSIE</name>
<description>System Status Interrupt Enable Register.</description>
<addressOffset>0x54</addressOffset>
<fields>
<field>
<name>ICEULIE</name>
<description>ARM ICE Unlock Interrupt Enable.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CIEIE</name>
<description>Code Integrity Error Interrupt Enable.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SCMFIE</name>
<description>System Cache Memory Fault Interrupt Enable.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--GCR Global Control Registers.-->
<peripheral>
<name>GPIO0</name>
<description>Individual I/O for each GPIO</description>
<groupName>GPIO</groupName>
<baseAddress>0x40008000</baseAddress>
<addressBlock>
<offset>0x00</offset>
<size>0x1000</size>
<usage>registers</usage>
</addressBlock>
<interrupt>
<name>GPIO0</name>
<description>GPIO0 interrupt.</description>
<value>24</value>
</interrupt>
<registers>
<register>
<name>EN</name>
<description>GPIO Function Enable Register. Each bit controls the GPIO_EN setting for one GPIO pin on the associated port.</description>
<addressOffset>0x00</addressOffset>
<fields>
<field>
<name>GPIO_EN</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>alternate</name>
<description>Alternate function enabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>GPIO</name>
<description>GPIO function is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>EN_SET</name>
<description>GPIO Set Function Enable Register. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN to 1, without affecting other bits in that register.</description>
<addressOffset>0x04</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>EN_CLR</name>
<description>GPIO Clear Function Enable Register. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN to 0, without affecting other bits in that register.</description>
<addressOffset>0x08</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>OUT_EN</name>
<description>GPIO Output Enable Register. Each bit controls the GPIO_OUT_EN setting for one GPIO pin in the associated port.</description>
<addressOffset>0x0C</addressOffset>
<fields>
<field>
<name>GPIO_OUT_EN</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>GPIO Output Disable</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>GPIO Output Enable</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>OUT_EN_SET</name>
<description>GPIO Output Enable Set Function Enable Register. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_OUT_EN to 1, without affecting other bits in that register.</description>
<addressOffset>0x10</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>OUT_EN_CLR</name>
<description>GPIO Output Enable Clear Function Enable Register. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_OUT_EN to 0, without affecting other bits in that register.</description>
<addressOffset>0x14</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>OUT</name>
<description>GPIO Output Register. Each bit controls the GPIO_OUT setting for one pin in the associated port. This register can be written either directly, or by using the GPIO_OUT_SET and GPIO_OUT_CLR registers.</description>
<addressOffset>0x18</addressOffset>
<fields>
<field>
<name>GPIO_OUT</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>low</name>
<description>Drive Logic 0 (low) on GPIO output.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>high</name>
<description>Drive logic 1 (high) on GPIO output.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>OUT_SET</name>
<description>GPIO Output Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_OUT to 1, without affecting other bits in that register.</description>
<addressOffset>0x1C</addressOffset>
<access>write-only</access>
<fields>
<field>
<name>GPIO_OUT_SET</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<description>No Effect.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>set</name>
<description>Set GPIO_OUT bit in this position to '1'</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>OUT_CLR</name>
<description>GPIO Output Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_OUT to 0, without affecting other bits in that register.</description>
<addressOffset>0x20</addressOffset>
<access>write-only</access>
<fields>
<field>
<name>GPIO_OUT_CLR</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>IN</name>
<description>GPIO Input Register. Read-only register to read from the logic states of the GPIO pins on this port.</description>
<addressOffset>0x24</addressOffset>
<access>read-only</access>
<fields>
<field>
<name>GPIO_IN</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>INT_MOD</name>
<description>GPIO Interrupt Mode Register. Each bit in this register controls the interrupt mode setting for the associated GPIO pin on this port.</description>
<addressOffset>0x28</addressOffset>
<fields>
<field>
<name>GPIO_INT_MOD</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>level</name>
<description>Interrupts for this pin are level triggered.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>edge</name>
<description>Interrupts for this pin are edge triggered.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INT_POL</name>
<description>GPIO Interrupt Polarity Register. Each bit in this register controls the interrupt polarity setting for one GPIO pin in the associated port.</description>
<addressOffset>0x2C</addressOffset>
<fields>
<field>
<name>GPIO_INT_POL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>falling</name>
<description>Interrupts are latched on a falling edge or low level condition for this pin.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>rising</name>
<description>Interrupts are latched on a rising edge or high condition for this pin.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INT_EN</name>
<description>GPIO Interrupt Enable Register. Each bit in this register controls the GPIO interrupt enable for the associated pin on the GPIO port.</description>
<addressOffset>0x34</addressOffset>
<fields>
<field>
<name>GPIO_INT_EN</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupts are disabled for this GPIO pin.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupts are enabled for this GPIO pin.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INT_EN_SET</name>
<description>GPIO Interrupt Enable Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_INT_EN to 1, without affecting other bits in that register.</description>
<addressOffset>0x38</addressOffset>
<fields>
<field>
<name>GPIO_INT_EN_SET</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<description>No effect.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>set</name>
<description>Set GPIO_INT_EN bit in this position to '1'</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INT_EN_CLR</name>
<description>GPIO Interrupt Enable Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_INT_EN to 0, without affecting other bits in that register.</description>
<addressOffset>0x3C</addressOffset>
<fields>
<field>
<name>GPIO_INT_EN_CLR</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<description>No Effect.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>clear</name>
<description>Clear GPIO_INT_EN bit in this position to '0'</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INT_STAT</name>
<description>GPIO Interrupt Status Register. Each bit in this register contains the pending interrupt status for the associated GPIO pin in this port.</description>
<addressOffset>0x40</addressOffset>
<access>read-only</access>
<fields>
<field>
<name>GPIO_INT_STAT</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<description>No Interrupt is pending on this GPIO pin.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An Interrupt is pending on this GPIO pin.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INT_CLR</name>
<description>GPIO Status Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_INT_STAT to 0, without affecting other bits in that register.</description>
<addressOffset>0x48</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>WAKE_EN</name>
<description>GPIO Wake Enable Register. Each bit in this register controls the PMU wakeup enable for the associated GPIO pin in this port.</description>
<addressOffset>0x4C</addressOffset>
<fields>
<field>
<name>GPIO_WAKE_EN</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>PMU wakeup for this GPIO is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>PMU wakeup for this GPIO is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>WAKE_EN_SET</name>
<description>GPIO Wake Enable Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_WAKE_EN to 1, without affecting other bits in that register.</description>
<addressOffset>0x50</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>WAKE_EN_CLR</name>
<description>GPIO Wake Enable Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_WAKE_EN to 0, without affecting other bits in that register.</description>
<addressOffset>0x54</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>INT_DUAL_EDGE</name>
<description>GPIO Interrupt Dual Edge Mode Register. Each bit in this register selects dual edge mode for the associated GPIO pin in this port.</description>
<addressOffset>0x5C</addressOffset>
<fields>
<field>
<name>GPIO_INT_DUAL_EDGE</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<description>No Effect.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Dual Edge mode is enabled. If edge-triggered interrupts are enabled on this GPIO pin, then both rising and falling edges will trigger interrupts regardless of the GPIO_INT_POL setting.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>PAD_CFG1</name>
<description>GPIO Input Mode Config 1. Each bit in this register enables the weak pull-up for the associated GPIO pin in this port.</description>
<addressOffset>0x60</addressOffset>
<fields>
<field>
<name>GPIO_PAD_CFG1</name>
<description>The two bits in GPIO_PAD_CFG1 and GPIO_PAD_CFG2 for each GPIO pin work together to determine the pad mode when the GPIO is set to input mode.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>impedance</name>
<description>High Impedance.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pu</name>
<description>Weak pull-up mode.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>pd</name>
<description>weak pull-down mode.</description>
<value>2</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>PAD_CFG2</name>
<description>GPIO Input Mode Config 2. Each bit in this register enables the weak pull-up for the associated GPIO pin in this port.</description>
<addressOffset>0x64</addressOffset>
<fields>
<field>
<name>GPIO_PAD_CFG2</name>
<description>The two bits in GPIO_PAD_CFG1 and GPIO_PAD_CFG2 for each GPIO pin work together to determine the pad mode when the GPIO is set to input mode.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>impedance</name>
<description>High Impedance.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pu</name>
<description>Weak pull-up mode.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>pd</name>
<description>weak pull-down mode.</description>
<value>2</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>EN1</name>
<description>GPIO Alternate Function Enable Register. Each bit in this register selects between primary/secondary functions for the associated GPIO pin in this port.</description>
<addressOffset>0x68</addressOffset>
<fields>
<field>
<name>GPIO_EN1</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>primary</name>
<description>Primary function selected.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>secondary</name>
<description>Secondary function selected.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>EN1_SET</name>
<description>GPIO Alternate Function Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN1 to 1, without affecting other bits in that register.</description>
<addressOffset>0x6C</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>EN1_CLR</name>
<description>GPIO Alternate Function Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN1 to 0, without affecting other bits in that register.</description>
<addressOffset>0x70</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>EN2</name>
<description>GPIO Alternate Function Enable Register. Each bit in this register selects between primary/secondary functions for the associated GPIO pin in this port.</description>
<addressOffset>0x74</addressOffset>
<fields>
<field>
<name>GPIO_EN2</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>primary</name>
<description>Primary function selected.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>secondary</name>
<description>Secondary function selected.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>EN2_SET</name>
<description>GPIO Alternate Function 2 Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN2 to 1, without affecting other bits in that register.</description>
<addressOffset>0x78</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>EN2_CLR</name>
<description>GPIO Wake Alternate Function Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN2 to 0, without affecting other bits in that register.</description>
<addressOffset>0x7C</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>IS</name>
<description>Input Hysteresis Enable Register</description>
<addressOffset>0xA8</addressOffset>
</register>
<register>
<name>SR</name>
<description>Slew Rate Select Register.</description>
<addressOffset>0xAC</addressOffset>
</register>
<register>
<name>DS</name>
<description>GPIO Drive Strength Register. Each bit in this register selects the drive strength for the associated GPIO pin in this port. Refer to the Datasheet for sink/source current of GPIO pins in each mode.</description>
<addressOffset>0xB0</addressOffset>
<fields>
<field>
<name>DS</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>ld</name>
<description>GPIO port pin is in low-drive mode.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>hd</name>
<description>GPIO port pin is in high-drive mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>DS1</name>
<description>GPIO Drive Strength 1 Register. Each bit in this register selects the drive strength for the associated GPIO pin in this port. Refer to the Datasheet for sink/source current of GPIO pins in each mode.</description>
<addressOffset>0xB4</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>PS</name>
<description>GPIO Pull Select Mode.</description>
<addressOffset>0xB8</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>VSSEL</name>
<description>GPIO Voltage Select.</description>
<addressOffset>0xC0</addressOffset>
<fields>
<field>
<name>ALL</name>
<description>Mask of all of the pins on the port.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--GPIO0 Individual I/O for each GPIO-->
<peripheral>
<name>I2C0</name>
<description>Inter-Integrated Circuit.</description>
<groupName>I2C</groupName>
<baseAddress>0x4001D000</baseAddress>
<size>32</size>
<addressBlock>
<offset>0x00</offset>
<size>0x1000</size>
<usage>registers</usage>
</addressBlock>
<interrupt>
<name>I2C0</name>
<description>I2C0 IRQ</description>
<value>13</value>
</interrupt>
<registers>
<register>
<name>CTRL</name>
<description>Control Register0.</description>
<addressOffset>0x00</addressOffset>
<fields>
<field>
<name>I2C_EN</name>
<description>I2C Enable.</description>
<bitRange>[0:0]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable I2C.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>enable I2C.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>MST</name>
<description>Master Mode Enable.</description>
<bitRange>[1:1]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>slave_mode</name>
<description>Slave Mode.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>master_mode</name>
<description>Master Mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>GEN_CALL_ADDR</name>
<description>General Call Address Enable.</description>
<bitRange>[2:2]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Ignore Gneral Call Address.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Acknowledge general call address.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_MODE</name>
<description>Interactive Receive Mode.</description>
<bitRange>[3:3]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable Interactive Receive Mode.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable Interactive Receive Mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_MODE_ACK</name>
<description>Data Acknowledge. This bit defines the acknowledge bit returned by the I2C receiver while IRXM = 1 HW forces ACK to 0 when IRXM = 0.</description>
<bitRange>[4:4]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>ack</name>
<description>return ACK (pulling SDA LOW).</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>nack</name>
<description>return NACK (leaving SDA HIGH).</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SCL_OUT</name>
<description>SCL Output. This bits control SCL output when SWOE =1.</description>
<bitRange>[6:6]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>drive_scl_low</name>
<description>Drive SCL low. </description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>release_scl</name>
<description>Release SCL.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SDA_OUT</name>
<description>SDA Output. This bits control SDA output when SWOE = 1. </description>
<bitRange>[7:7]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>drive_sda_low</name>
<description>Drive SDA low. </description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>release_sda</name>
<description>Release SDA.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SCL</name>
<description>SCL status. This bit reflects the logic gate of SCL signal. </description>
<bitRange>[8:8]</bitRange>
<access>read-only</access>
</field>
<field>
<name>SDA</name>
<description>SDA status. THis bit reflects the logic gate of SDA signal.</description>
<bitRange>[9:9]</bitRange>
<access>read-only</access>
</field>
<field>
<name>SW_OUT_EN</name>
<description>Software Output Enable.</description>
<bitRange>[10:10]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>outputs_disable</name>
<description>I2C Outputs SCLO and SDAO disabled. </description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>outputs_enable</name>
<description>I2C Outputs SCLO and SDAO enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>READ</name>
<description>Read. This bit reflects the R/W bit of an address match (AMI = 1) or general call match(GCI = 1). This bit is valid 3 cycles after the relevant interrupt bit is set.</description>
<bitRange>[11:11]</bitRange>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>write</name>
<description>Write.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>read</name>
<description>Read.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SCL_CLK_STRECH_DIS</name>
<description>This bit will disable slave clock stretching when set.</description>
<bitRange>[12:12]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>en</name>
<description>Slave clock stretching enabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>Slave clock stretching disabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SCL_PP_MODE</name>
<description>SCL Push-Pull Mode. This bit controls whether SCL is operated in a the I2C standard open-drain mode, or in a non-standard push-pull mode where the Hi-Z output isreplaced with Drive-1. The non-standard mode should only be used when operating as a master and communicating with slaves that are guaranteed to never drive SCL low. </description>
<bitRange>[13:13]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Standard open-drain operation: drive low for 0, Hi-Z for 1</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Non-standard push-pull operation: drive low for 0, drive high for 1</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>HS_MODE</name>
<description>Hs-mode Enable.</description>
<bitOffset>15</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Hs-mode disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Hs-mode enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>STATUS</name>
<description>Status Register.</description>
<addressOffset>0x04</addressOffset>
<fields>
<field>
<name>BUS</name>
<description>Bus Status.</description>
<bitRange>[0:0]</bitRange>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>idle</name>
<description>I2C Bus Idle.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>busy</name>
<description>I2C Bus Busy.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_EMPTY</name>
<description>RX empty.</description>
<bitRange>[1:1]</bitRange>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>not_empty</name>
<description>Not Empty.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>empty</name>
<description>Empty.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_FULL</name>
<description>RX Full.</description>
<bitRange>[2:2]</bitRange>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>not_full</name>
<description>Not Full.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>full</name>
<description>Full.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_EMPTY</name>
<description>TX Empty.</description>
<bitRange>[3:3]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>not_empty</name>
<description>Not Empty.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>empty</name>
<description>Empty.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_FULL</name>
<description>TX Full.</description>
<bitRange>[4:4]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>not_empty</name>
<description>Not Empty.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>empty</name>
<description>Empty.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CLK_MODE</name>
<description>Clock Mode.</description>
<bitRange>[5:5]</bitRange>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>not_actively_driving_scl_clock</name>
<description>Device not actively driving SCL clock cycles.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>actively_driving_scl_clock</name>
<description>Device operating as master and actively driving SCL clock cycles.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>STATUS</name>
<description>Controller Status.</description>
<bitRange>[11:8]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>idle</name>
<description>Controller Idle.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>mtx_addr</name>
<description>master Transmit address.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>mrx_addr_ack</name>
<description>Master Receive address ACK.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>mtx_ex_addr</name>
<description>Master Transmit extended address.</description>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>mrx_ex_addr</name>
<description>Master Receive extended address ACK.</description>
<value>4</value>
</enumeratedValue>
<enumeratedValue>
<name>srx_addr</name>
<description>Slave Receive address.</description>
<value>5</value>
</enumeratedValue>
<enumeratedValue>
<name>stx_addr_ack</name>
<description>Slave Transmit address ACK.</description>
<value>6</value>
</enumeratedValue>
<enumeratedValue>
<name>srx_ex_addr</name>
<description>Slave Receive extended address.</description>
<value>7</value>
</enumeratedValue>
<enumeratedValue>
<name>stx_ex_addr_ack</name>
<description>Slave Transmit extended address ACK.</description>
<value>8</value>
</enumeratedValue>
<enumeratedValue>
<name>tx</name>
<description>Transmit data (master or slave).</description>
<value>9</value>
</enumeratedValue>
<enumeratedValue>
<name>rx_ack</name>
<description>Receive data ACK (master or slave).</description>
<value>10</value>
</enumeratedValue>
<enumeratedValue>
<name>rx</name>
<description>Receive data (master or slave).</description>
<value>11</value>
</enumeratedValue>
<enumeratedValue>
<name>tx_ack</name>
<description>Transmit data ACK (master or slave).</description>
<value>12</value>
</enumeratedValue>
<enumeratedValue>
<name>nack</name>
<description>NACK stage (master or slave).</description>
<value>13</value>
</enumeratedValue>
<enumeratedValue>
<name>by_st</name>
<description>Bystander state (ongoing transaction but not participant- another master addressing another slave).</description>
<value>15</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INT_FL0</name>
<description>Interrupt Status Register.</description>
<addressOffset>0x08</addressOffset>
<fields>
<field>
<name>DONE</name>
<description>Transfer Done Interrupt.</description>
<bitRange>[0:0]</bitRange>
<enumeratedValues>
<name>INT_FL0_Done</name>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_MODE</name>
<description>Interactive Receive Interrupt.</description>
<bitRange>[1:1]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>GEN_CALL_ADDR</name>
<description>Slave General Call Address Match Interrupt.</description>
<bitRange>[2:2]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ADDR_MATCH</name>
<description>Slave Address Match Interrupt.</description>
<bitRange>[3:3]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_THRESH</name>
<description>Receive Threshold Interrupt. This bit is automaticcaly cleared when RX_FIFO is below the threshold level.</description>
<bitRange>[4:4]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No interrupt is pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending. RX_FIFO equal or more bytes than the threshold.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_THRESH</name>
<description>Transmit Threshold Interrupt. This bit is automaticcaly cleared when TX_FIFO is above the threshold level.</description>
<bitRange>[5:5]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No interrupt is pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending. TX_FIFO has equal or less bytes than the threshold.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>STOP</name>
<description>STOP Interrupt.</description>
<bitRange>[6:6]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No interrupt is pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending. TX_FIFO has equal or less bytes than the threshold.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ADDR_ACK</name>
<description>Address Acknowledge Interrupt.</description>
<bitRange>[7:7]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ARB_ER</name>
<description>Arbritation error Interrupt.</description>
<bitRange>[8:8]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TO_ER</name>
<description>timeout Error Interrupt.</description>
<bitRange>[9:9]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ADDR_NACK_ER</name>
<description>Address NACK Error Interrupt.</description>
<bitRange>[10:10]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>DATA_ER</name>
<description>Data NACK Error Interrupt.</description>
<bitRange>[11:11]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>DO_NOT_RESP_ER</name>
<description>Do Not Respond Error Interrupt.</description>
<bitRange>[12:12]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>START_ER</name>
<description>Start Error Interrupt.</description>
<bitRange>[13:13]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>STOP_ER</name>
<description>Stop Error Interrupt.</description>
<bitRange>[14:14]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_LOCK_OUT</name>
<description>Transmit Lock Out Interrupt.</description>
<bitRange>[15:15]</bitRange>
</field>
</fields>
</register>
<register>
<name>INT_EN0</name>
<description>Interrupt Enable Register.</description>
<addressOffset>0x0C</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>DONE</name>
<description>Transfer Done Interrupt Enable.</description>
<bitRange>[0:0]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled when DONE = 1.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_MODE</name>
<description>Description not available.</description>
<bitRange>[1:1]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled when RX_MODE = 1.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>GEN_CTRL_ADDR</name>
<description>Slave mode general call address match received input enable.</description>
<bitRange>[2:2]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled when GEN_CTRL_ADDR = 1.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ADDR_MATCH</name>
<description>Slave mode incoming address match interrupt.</description>
<bitRange>[3:3]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled when ADDR_MATCH = 1.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_THRESH</name>
<description>RX FIFO Above Treshold Level Interrupt Enable.</description>
<bitRange>[4:4]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_THRESH</name>
<description>TX FIFO Below Treshold Level Interrupt Enable.</description>
<bitRange>[5:5]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>STOP</name>
<description>Stop Interrupt Enable</description>
<bitRange>[6:6]</bitRange>
<access>read-write</access>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled when STOP = 1.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ADDR_ACK</name>
<description>Received Address ACK from Slave Interrupt.</description>
<bitRange>[7:7]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ARB_ER</name>
<description>Master Mode Arbitration Lost Interrupt.</description>
<bitRange>[8:8]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TO_ER</name>
<description>Timeout Error Interrupt Enable.</description>
<bitRange>[9:9]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ADDR_ER</name>
<description>Master Mode Address NACK Received Interrupt.</description>
<bitRange>[10:10]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>DATA_ER</name>
<description>Master Mode Data NACK Received Interrupt.</description>
<bitRange>[11:11]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>DO_NOT_RESP_ER</name>
<description>Slave Mode Do Not Respond Interrupt.</description>
<bitRange>[12:12]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>START_ER</name>
<description>Out of Sequence START condition detected interrupt.</description>
<bitRange>[13:13]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>STOP_ER</name>
<description>Out of Sequence STOP condition detected interrupt.</description>
<bitRange>[14:14]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_LOCK_OUT</name>
<description>TX FIFO Locked Out Interrupt.</description>
<bitRange>[15:15]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt enabled when TXLOIE = 1.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INT_FL1</name>
<description>Interrupt Status Register 1.</description>
<addressOffset>0x10</addressOffset>
<fields>
<field>
<name>RX_OVERFLOW</name>
<description>Receiver Overflow Interrupt. When operating as a slave receiver, this bit is set when you reach the first data bit and the RX FIFO and shift register are both full.</description>
<bitRange>[0:0]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_UNDERFLOW</name>
<description>Transmit Underflow Interrupt. When operating as a slave transmitter, this bit is set when you reach the first data bit and the TX FIFO is empty and the master is still asking for more data (i.e the master hasn't sent a NACK yet).</description>
<bitRange>[1:1]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INT_EN1</name>
<description>Interrupt Staus Register 1.</description>
<addressOffset>0x14</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>RX_OVERFLOW</name>
<description>Receiver Overflow Interrupt Enable.</description>
<bitRange>[0:0]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_UNDERFLOW</name>
<description>Transmit Underflow Interrupt Enable.</description>
<bitRange>[1:1]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>No Interrupt is Pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>FIFO_LEN</name>
<description>FIFO Configuration Register.</description>
<addressOffset>0x18</addressOffset>
<fields>
<field>
<name>RX_LEN</name>
<description>Receive FIFO Length.</description>
<bitRange>[7:0]</bitRange>
<access>read-only</access>
</field>
<field>
<name>TX_LEN</name>
<description>Transmit FIFO Length.</description>
<bitRange>[15:8]</bitRange>
<access>read-only</access>
</field>
</fields>
</register>
<register>
<name>RX_CTRL0</name>
<description>Receive Control Register 0.</description>
<addressOffset>0x1C</addressOffset>
<fields>
<field>
<name>DNR</name>
<description>Do Not Respond.</description>
<bitRange>[0:0]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>respond</name>
<description>Always respond to address match.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>not_respond_rx_fifo_empty</name>
<description>Do not respond to address match when RX_FIFO is not empty.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_FLUSH</name>
<description>Receive FIFO Flush. This bit is automatically cleared to 0 after the operation. Setting this bit to 1 will affect RX_FIFO status.</description>
<bitRange>[7:7]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>not_flushed</name>
<description>FIFO not flushed.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>flush</name>
<description>Flush RX_FIFO.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_THRESH</name>
<description>Receive FIFO Threshold. These bits define the RX_FIFO interrupt threshold.</description>
<bitRange>[11:8]</bitRange>
</field>
</fields>
</register>
<register>
<name>RX_CTRL1</name>
<description>Receive Control Register 1.</description>
<addressOffset>0x20</addressOffset>
<fields>
<field>
<name>RX_CNT</name>
<description>Receive Count Bits. These bits define the number of bytes to be received in a transaction, except for the case RXCNT = 0. RXCNT = 0 means 256 bytes to be received in a transaction.</description>
<bitRange>[7:0]</bitRange>
</field>
<field>
<name>RX_FIFO</name>
<description>Receive FIFO Count. These bits reflect the number of byte in the RX_FIFO. These bits are flushed when I2CEN = 0.</description>
<bitRange>[11:8]</bitRange>
<access>read-only</access>
</field>
</fields>
</register>
<register>
<name>TX_CTRL0</name>
<description>Transmit Control Register 0.</description>
<addressOffset>0x24</addressOffset>
<fields>
<field>
<name>TX_PRELOAD</name>
<description>Transmit FIFO Preaload Mode. Setting this bit will allow for high speed application to preload the transmit FIFO prior to Slave Address Match.</description>
<bitRange>[0:0]</bitRange>
</field>
<field>
<name>TX_READY_MODE</name>
<description>Transmit FIFO Ready Manual Mode.</description>
<bitRange>[1:1]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>en</name>
<description>HW control of I2CTXRDY enabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>HW control of I2CTXRDY disabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_FLUSH</name>
<description>Transmit FIFO Flush. This bit is automatically cleared to 0 after the operation.</description>
<bitRange>[7:7]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>not_flushed</name>
<description>FIFO not flushed.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>flush</name>
<description>Flush TX_FIFO.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_THRESH</name>
<description>Transmit FIFO Threshold. These bits define the TX_FIFO interrupt threshold.</description>
<bitRange>[11:8]</bitRange>
</field>
</fields>
</register>
<register>
<name>TX_CTRL1</name>
<description>Transmit Control Register 1.</description>
<addressOffset>0x28</addressOffset>
<fields>
<field>
<name>TX_READY</name>
<description>Transmit FIFO Preload Ready.</description>
<bitRange>[0:0]</bitRange>
</field>
<field>
<name>TX_LAST</name>
<description>Transmit Last. This bit is used in slave mod only. Do not use when preloading (cleared by hardware).</description>
<bitRange>[1:1]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>hold_scl_low</name>
<description>Hold SCL low on TX_FIFO empty.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>end_transaction</name>
<description>End transaction on TX_FIFO empty.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_FIFO</name>
<description>Transmit FIFO Count. These bits reflect the number of bytes in the TX_FIFO.</description>
<bitRange>[11:8]</bitRange>
<access>read-only</access>
</field>
</fields>
</register>
<register>
<name>FIFO</name>
<description>Data Register.</description>
<addressOffset>0x2C</addressOffset>
<fields>
<field>
<name>DATA</name>
<description>Data is read from or written to this location. Transmit and receive FIFO are separate but both are addressed at this location.</description>
<bitOffset>0</bitOffset>
<bitWidth>8</bitWidth>
</field>
</fields>
</register>
<register>
<name>MASTER_CTRL</name>
<description>Master Control Register.</description>
<addressOffset>0x30</addressOffset>
<fields>
<field>
<name>START</name>
<description>Setting this bit to 1 will start a master transfer.</description>
<bitRange>[0:0]</bitRange>
</field>
<field>
<name>RESTART</name>
<description>Setting this bit to 1 will generate a repeated START.</description>
<bitRange>[1:1]</bitRange>
</field>
<field>
<name>STOP</name>
<description>Setting this bit to 1 will generate a STOP condition.</description>
<bitRange>[2:2]</bitRange>
</field>
<field>
<name>SL_EX_ADDR</name>
<description>Slave Extend Address Select.</description>
<bitRange>[7:7]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>7_bits_address</name>
<description>7-bit address.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>10_bits_address</name>
<description>10-bit address.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>MASTER_CODE</name>
<description>Master Code. These bits set the Master Code used in Hs-mode operation.</description>
<bitRange>[10:8]</bitRange>
</field>
<field>
<name>SCL_SPEED_UP</name>
<description>Serial Clock speed Up. Setting this bit disables the master's monitoring of SCL state for other external masters or slaves.</description>
<bitRange>[11:11]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>en</name>
<description>Master monitors SCL state.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>SCL state monitoring disabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>CLK_LO</name>
<description>Clock Low Register.</description>
<addressOffset>0x34</addressOffset>
<fields>
<field>
<name>CLK_LO</name>
<description>Clock low. In master mode, these bits define the SCL low period. In slave mode, these bits define the time SCL will be held low after data is outputted.</description>
<bitRange>[8:0]</bitRange>
</field>
</fields>
</register>
<register>
<name>CLK_HI</name>
<description>Clock high Register.</description>
<addressOffset>0x38</addressOffset>
<fields>
<field>
<name>CKH</name>
<description>Clock High. In master mode, these bits define the SCL high period.</description>
<bitRange>[8:0]</bitRange>
</field>
</fields>
</register>
<register>
<name>HS_CLK</name>
<description>HS-Mode Clock Control Register</description>
<addressOffset>0x3C</addressOffset>
<fields>
<field>
<name>HS_CLK_LO</name>
<description>Slave Address.</description>
<bitRange>[7:0]</bitRange>
</field>
<field>
<name>HS_CLK_HI</name>
<description>Slave Address.</description>
<bitRange>[15:8]</bitRange>
</field>
</fields>
</register>
<register>
<name>TIMEOUT</name>
<description>Timeout Register</description>
<addressOffset>0x40</addressOffset>
<fields>
<field>
<name>TO</name>
<description>Timeout</description>
<bitRange>[15:0]</bitRange>
</field>
</fields>
</register>
<register>
<name>SLAVE_ADDR</name>
<description>Slave Address Register.</description>
<addressOffset>0x44</addressOffset>
<fields>
<field>
<name>SLAVE_ADDR</name>
<description>Slave Address.</description>
<bitRange>[9:0]</bitRange>
</field>
<field>
<name>SLAVE_ADDR_DIS</name>
<description>Slave Address DIS.</description>
<bitRange>[10:10]</bitRange>
</field>
<field>
<name>SLAVE_ADDR_IDX</name>
<description>Slave Address Index.</description>
<bitRange>[14:11]</bitRange>
</field>
<field>
<name>EX_ADDR</name>
<description>Extended Address Select.</description>
<bitRange>[15:15]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>7_bits_address</name>
<description>7-bit address.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>10_bits_address</name>
<description>10-bit address.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>DMA</name>
<description>DMA Register.</description>
<addressOffset>0x48</addressOffset>
<fields>
<field>
<name>TX_EN</name>
<description>TX channel enable.</description>
<bitRange>[0:0]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_EN</name>
<description>RX channel enable.</description>
<bitRange>[1:1]</bitRange>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--I2C0 Inter-Integrated Circuit.-->
<peripheral derivedFrom="I2C0">
<name>I2C1</name>
<description>Inter-Integrated Circuit. 1</description>
<baseAddress>0x4001E000</baseAddress>
<interrupt>
<name>I2C1</name>
<description>I2C1 IRQ</description>
<value>36</value>
</interrupt>
</peripheral>
<!--I2C1 Inter-Integrated Circuit. 1-->
<peripheral>
<name>ICC0</name>
<description>Instruction Cache Controller Registers</description>
<baseAddress>0x4002A000</baseAddress>
<addressBlock>
<offset>0x00</offset>
<size>0x1000</size>
<usage>registers</usage>
</addressBlock>
<registers>
<register>
<name>CACHE_ID</name>
<description>Cache ID Register.</description>
<addressOffset>0x0000</addressOffset>
<access>read-only</access>
<fields>
<field>
<name>RELNUM</name>
<description>Release Number. Identifies the RTL release version.</description>
<bitOffset>0</bitOffset>
<bitWidth>6</bitWidth>
</field>
<field>
<name>PARTNUM</name>
<description>Part Number. This field reflects the value of C_ID_PART_NUMBER configuration parameter.</description>
<bitOffset>6</bitOffset>
<bitWidth>4</bitWidth>
</field>
<field>
<name>CCHID</name>
<description>Cache ID. This field reflects the value of the C_ID_CACHEID configuration parameter.</description>
<bitOffset>10</bitOffset>
<bitWidth>6</bitWidth>
</field>
</fields>
</register>
<register>
<name>MEMCFG</name>
<description>Memory Configuration Register.</description>
<addressOffset>0x0004</addressOffset>
<access>read-only</access>
<resetValue>0x00080008</resetValue>
<fields>
<field>
<name>CCHSZ</name>
<description>Cache Size. Indicates total size in Kbytes of cache.</description>
<bitOffset>0</bitOffset>
<bitWidth>16</bitWidth>
</field>
<field>
<name>MEMSZ</name>
<description>Main Memory Size. Indicates the total size, in units of 128 Kbytes, of code memory accessible to the cache controller.</description>
<bitOffset>16</bitOffset>
<bitWidth>16</bitWidth>
</field>
</fields>
</register>
<register>
<name>CACHE_CTRL</name>
<description>Cache Control and Status Register.</description>
<addressOffset>0x0100</addressOffset>
<fields>
<field>
<name>CACHE_EN</name>
<description>Cache Enable. Controls whether the cache is bypassed or is in use. Changing the state of this bit will cause the instruction cache to be flushed and its contents invalidated.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Cache Bypassed. Instruction data is stored in the line fill buffer but is not written to main cache memory array.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Cache Enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CACHE_RDY</name>
<description>Cache Ready flag. Cleared by hardware when at any time the cache as a whole is invalidated (including a system reset). When this bit is 0, the cache is effectively in bypass mode (instruction fetches will come from main memory or from the line fill buffer). Set by hardware when the invalidate operation is complete and the cache is ready.</description>
<bitOffset>16</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>notReady</name>
<description>Not Ready.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>ready</name>
<description>Ready.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INVALIDATE</name>
<description>Invalidate All Registers.</description>
<addressOffset>0x0700</addressOffset>
<access>read-write</access>
</register>
</registers>
</peripheral>
<!--ICC0 Instruction Cache Controller Registers-->
<peripheral derivedFrom="ICC0">
<name>ICC1</name>
<description>Instruction Cache Controller Registers 1</description>
<baseAddress>0x4002F000</baseAddress>
</peripheral>
<!--ICC1 Instruction Cache Controller Registers 1-->
<peripheral>
<name>PWRSEQ</name>
<description>Power Sequencer / Low Power Control Register.</description>
<baseAddress>0x40006800</baseAddress>
<addressBlock>
<offset>0x00</offset>
<size>0x800</size>
<usage>registers</usage>
</addressBlock>
<registers>
<register>
<name>LP_CTRL</name>
<description>Low Power Control Register.</description>
<addressOffset>0x00</addressOffset>
<fields>
<field>
<name>RAMRET_SEL0</name>
<description>System RAM 0 Data retention in BACKUP mode. </description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RAMRET_SEL1</name>
<description>System RAM 1 Data retention in BACKUP mode. </description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RAMRET_SEL2</name>
<description>System RAM 2 Data retention in BACKUP mode. </description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RAMRET_SEL3</name>
<description>System RAM 3 Data retention in BACKUP mode. </description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>OVR</name>
<description>Operating Voltage Range</description>
<bitOffset>4</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>0_9V</name>
<description>0.9V 24MHz</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>1_0V</name>
<description>1.0V 48MHz</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>1_1V</name>
<description>1.1V 96MHz</description>
<value>2</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VCORE_DET_BYPASS</name>
<description>Bypass V CORE External Supply Detection</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>enabled</name>
<description>enable</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Disable</name>
<description>disable</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RETREG_EN</name>
<description>Retention Regulator Enable. This bit controls the retention regulator in BACKUP mode. </description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>FAST_WK_EN</name>
<description>Fast Wake-Up Mode. This bit enables fast wake-up from DeepSleep mode. </description>
<bitOffset>10</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>BG_OFF</name>
<description>Band Gap Disable for DEEPSLEEP and BACKUP Mode</description>
<bitOffset>11</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>on</name>
<description>Bandgap is always ON.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>off</name>
<description>Bandgap is OFF in DeepSleep mode(default).</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VCORE_POR_DIS</name>
<description>V CORE POR Disable for DEEPSLEEP and BACKUP Mode</description>
<bitOffset>12</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>LDO_DIS</name>
<description>LDO Disable</description>
<bitOffset>16</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>en</name>
<description>Enable if Bandgap is ON(default)</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>Disabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VCORE_SVM_DIS</name>
<description>V CORE Supply Voltage Monitor Disable</description>
<bitOffset>20</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>en</name>
<description>Enable if Bandgap is ON(default)</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>Disabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VDDIO_POR_DIS</name>
<description>VDDIO Power-On Reset Monitor Disable. This bit controls the Power-On Reset monitor on VDDIO supply in all operating mods.</description>
<bitOffset>25</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>en</name>
<description>Enabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>Disabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>LP_WAKEFL</name>
<description>Low Power Mode Wakeup Flags for GPIO0</description>
<addressOffset>0x04</addressOffset>
<fields>
<field>
<name>WAKEST</name>
<description>Wakeup IRQ flags (write ones to clear). One or more of these bits will be set when the corresponding dedicated GPIO pin(s) transition(s) from low to high or high to low. If GPIO wakeup source is selected, using PM.GPIOWKEN register, and the corresponding bit is also selected in LPWKEN register, an interrupt will be gnerated to wake up the CPU from a low power mode.</description>
<bitOffset>0</bitOffset>
<bitWidth>14</bitWidth>
</field>
</fields>
</register>
<register>
<name>LPWK_EN</name>
<description>Low Power I/O Wakeup Enable Register 0. This register enables low power wakeup functionality for GPIO0.</description>
<addressOffset>0x08</addressOffset>
<fields>
<field>
<name>WAKEEN</name>
<description>Enable wakeup. These bits allow wakeup from the corresponding GPIO pin(s) on transition(s) from low to high or high to low when PM.GPIOWKEN is set. Wakeup status is indicated in PPWKST register.</description>
<bitOffset>0</bitOffset>
<bitWidth>14</bitWidth>
</field>
</fields>
</register>
<register>
<name>LPMEMSD</name>
<description>Low Power Memory Shutdown Control.</description>
<addressOffset>0x40</addressOffset>
<fields>
<field>
<name>SRAM0_OFF</name>
<description>System RAM block 0 Shut Down.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>normal</name>
<description>Normal Operating Mode.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>shutdown</name>
<description>Shutdown Mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SRAM1_OFF</name>
<description>System RAM block 1 Shut Down.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>normal</name>
<description>Normal Operating Mode.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>shutdown</name>
<description>Shutdown Mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SRAM2_OFF</name>
<description>System RAM block 2 Shut Down.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>normal</name>
<description>Normal Operating Mode.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>shutdown</name>
<description>Shutdown Mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SRAM3_OFF</name>
<description>System RAM block 3 Shut Down.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>normal</name>
<description>Normal Operating Mode.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>shutdown</name>
<description>Shutdown Mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--PWRSEQ Power Sequencer / Low Power Control Register.-->
<peripheral>
<name>RTC</name>
<description>Real Time Clock and Alarm.</description>
<baseAddress>0x40006000</baseAddress>
<addressBlock>
<offset>0x00</offset>
<size>0x400</size>
<usage>registers</usage>
</addressBlock>
<interrupt>
<name>RTC</name>
<description>RTC interrupt.</description>
<value>3</value>
</interrupt>
<registers>
<register>
<name>SEC</name>
<description>RTC Second Counter. This register contains the 32-bit second counter.</description>
<addressOffset>0x00</addressOffset>
<resetMask>0x00000000</resetMask>
</register>
<register>
<name>SSEC</name>
<description>RTC Sub-second Counter. This counter increments at 256Hz. RTC_SEC is incremented when this register rolls over from 0xFF to 0x00.</description>
<addressOffset>0x04</addressOffset>
<resetMask>0x00000000</resetMask>
<fields>
<field>
<name>RTSS</name>
<description>RTC Sub-second Counter.</description>
<bitOffset>0</bitOffset>
<bitWidth>8</bitWidth>
</field>
</fields>
</register>
<register>
<name>RAS</name>
<description>Time-of-day Alarm.</description>
<addressOffset>0x08</addressOffset>
<resetMask>0x00000000</resetMask>
<fields>
<field>
<name>RAS</name>
<description>Time-of-day Alarm.</description>
<bitOffset>0</bitOffset>
<bitWidth>20</bitWidth>
</field>
</fields>
</register>
<register>
<name>RSSA</name>
<description>RTC sub-second alarm. This register contains the reload value for the sub-second alarm.</description>
<addressOffset>0x0C</addressOffset>
<resetMask>0x00000000</resetMask>
<fields>
<field>
<name>RSSA</name>
<description>This register contains the reload value for the sub-second alarm.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>CTRL</name>
<description>RTC Control Register.</description>
<addressOffset>0x10</addressOffset>
<resetValue>0x00000008</resetValue>
<resetMask>0xFFFFFF38</resetMask>
<fields>
<field>
<name>RTCE</name>
<description>Real Time Clock Enable. This bit enables the Real Time Clock. This bit can only be written when WE=1 and BUSY =0. Change to this bit is effective only after BUSY is cleared from 1 to 0.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ADE</name>
<description>Alarm Time-of-Day Interrupt Enable. Change to this bit is effective only after BUSY is cleared from 1 to 0.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ASE</name>
<description>Alarm Sub-second Interrupt Enable. Change to this bit is effective only after BUSY is cleared from 1 to 0.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>BUSY</name>
<description>RTC Busy. This bit is set to 1 by hardware when changes to RTC registers required a synchronized version of the register to be in place. This bit is automatically cleared by hardware.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>idle</name>
<description>Idle.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>busy</name>
<description>Busy.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RDY</name>
<description>RTC Ready. This bit is set to 1 by hardware when the RTC count registers update. It can be cleared to 0 by software at any time. It will also be cleared to 0 by hardware just prior to an update of the RTC count register.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>busy</name>
<description>Register has not updated.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>ready</name>
<description>Ready.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RDYE</name>
<description>RTC Ready Interrupt Enable.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ALDF</name>
<description>Time-of-Day Alarm Interrupt Flag. This alarm is qualified as wake-up source to the processor.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>Not active</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Pending</name>
<description>Active</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ALSF</name>
<description>Sub-second Alarm Interrupt Flag. This alarm is qualified as wake-up source to the processor.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>Not active</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Pending</name>
<description>Active</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SQE</name>
<description>Square Wave Output Enable.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>Not active</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Pending</name>
<description>Active</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>FT</name>
<description>Frequency Output Selection. When SQE=1, these bits specify the output frequency on the SQW pin.</description>
<bitOffset>9</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>freq1Hz</name>
<description>1 Hz (Compensated).</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>freq512Hz</name>
<description>512 Hz (Compensated).</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>freq4KHz</name>
<description>4 KHz.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>clkDiv8</name>
<description>RTC Input Clock / 8.</description>
<value>3</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>X32KMD</name>
<description>32KHz Oscillator Mode.</description>
<bitOffset>11</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noiseImmuneMode</name>
<description>Always operate in Noise Immune Mode. Oscillator warm-up required.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>quietMode</name>
<description>Always operate in Quiet Mode. No oscillator warm-up required.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>quietInStopWithWarmup</name>
<description>Operate in Noise Immune Mode normally, switch to Quiet Mode on Stop Mode entry. Will wait for 32K oscillator warm-up before code execution on Stop Mode exit.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>quietInStopNoWarmup</name>
<description>Operate in Noise Immune Mode normally, switch to Quiet Mode on Stop Mode entry. Will not wait for 32K oscillator warm-up before code execution on Stop Mode exit.</description>
<value>3</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>WE</name>
<description>Write Enable. This register bit serves as a protection mechanism against unintentional writes to critical RTC bits.</description>
<bitOffset>15</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>Not active</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Pending</name>
<description>Active</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>TRIM</name>
<description>RTC Trim Register.</description>
<addressOffset>0x14</addressOffset>
<resetMask>0x00000000</resetMask>
<fields>
<field>
<name>TRIM</name>
<description>RTC Trim. This register contains the 2's complement value that specifies the trim resolution. Each increment or decrement of the bit adds or subtracts 1ppm at each 4KHz clock value, with a maximum correction of +/- 127ppm.</description>
<bitOffset>0</bitOffset>
<bitWidth>8</bitWidth>
</field>
<field>
<name>VBATTMR</name>
<description>VBAT Timer Value. When RTC is running off of VBAT, this field is incremented every 32 seconds.</description>
<bitOffset>8</bitOffset>
<bitWidth>24</bitWidth>
</field>
</fields>
</register>
<register>
<name>OSCCTRL</name>
<description>RTC Oscillator Control Register.</description>
<addressOffset>0x18</addressOffset>
<resetMask>0x00000000</resetMask>
<fields>
<field>
<name>FLITER_EN</name>
<description>RTC Oscillator Filter Enable</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>IBIAS_SEL</name>
<description>RTC Oscillator 4X Bias Current Select</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>2X</name>
<description>Selects 2X bias current for RTC oscillator</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>4X</name>
<description>Selects 4X bias current for RTC oscillator</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>HYST_EN</name>
<description>RTC Oscillator Hysteresis Buffer Enable</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>IBIAS_EN</name>
<description>RTC Oscillator Bias Current Enable</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>BYPASS</name>
<description>RTC Crystal Bypass</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>OUT32K</name>
<description>RTC 32kHz Square Wave Output</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--RTC Real Time Clock and Alarm.-->
<peripheral>
<name>SIR</name>
<description>System Initialization Registers.</description>
<baseAddress>0x40000400</baseAddress>
<access>read-only</access>
<addressBlock>
<offset>0x00</offset>
<size>0x400</size>
<usage>registers</usage>
</addressBlock>
<registers>
<register>
<name>SISTAT</name>
<description>System Initialization Status Register.</description>
<addressOffset>0x00</addressOffset>
<access>read-only</access>
<fields>
<field>
<name>MAGIC</name>
<description>Magic Word Validation. This bit is set by the system initialization block following power-up.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<usage>read</usage>
<enumeratedValue>
<name>magicNotSet</name>
<description>Magic word was not set (OTP has not been initialized properly).</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>magicSet</name>
<description>Magic word was set (OTP contains valid settings).</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CRCERR</name>
<description>CRC Error Status. This bit is set by the system initialization block following power-up.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<usage>read</usage>
<enumeratedValue>
<name>noError</name>
<description>No CRC errors occurred during the read of the OTP memory block.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>error</name>
<description>A CRC error occurred while reading the OTP. The address of the failure location in the OTP memory is stored in the ERRADDR register.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>ERRADDR</name>
<description>Read-only field set by the SIB block if a CRC error occurs during the read of the OTP memory. Contains the failing address in OTP memory (when CRCERR equals 1).</description>
<addressOffset>0x04</addressOffset>
<access>read-only</access>
<fields>
<field>
<name>ERRADDR</name>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>FSTAT</name>
<description>funcstat register.</description>
<addressOffset>0x100</addressOffset>
<access>read-only</access>
<fields>
<field>
<name>FPU</name>
<description>FPU Function.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>USB</name>
<description>USB Device.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ADC</name>
<description>10-bit Sigma Delta ADC.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>XIP</name>
<description>XiP function.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>PBM</name>
<description>PBM function.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>HBC</name>
<description>HBC function.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SDHC</name>
<description>SDHC function.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SMPHR</name>
<description>SMPHR function.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SCACHE</name>
<description>System Cache function.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>SFSTAT</name>
<description>secfuncstat register.</description>
<addressOffset>0x104</addressOffset>
<access>read-only</access>
<fields>
<field>
<name>TRNG</name>
<description>TRNG function.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>AES</name>
<description>AES function.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SHA</name>
<description>SHA function.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>MAA</name>
<description>MAA function.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>no</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>yes</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--SIR System Initialization Registers.-->
<peripheral>
<name>SMON</name>
<description>The Security Monitor block used to monitor system threat conditions.</description>
<baseAddress>0x40004000</baseAddress>
<addressBlock>
<offset>0x00</offset>
<size>0x1000</size>
<usage>registers</usage>
</addressBlock>
<registers>
<register>
<name>EXTSCN</name>
<description>External Sensor Control Register.</description>
<addressOffset>0x00</addressOffset>
<resetMask>0x3800FFC0</resetMask>
<fields>
<field>
<name>EXTS_EN0</name>
<description>External Sensor Enable for input/output pair 0.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTS_EN1</name>
<description>External Sensor Enable for input/output pair 1.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTS_EN2</name>
<description>External Sensor Enable for input/output pair 2.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTS_EN3</name>
<description>External Sensor Enable for input/output pair 3.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTS_EN4</name>
<description>External Sensor Enable for input/output pair 4.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTS_EN5</name>
<description>External Sensor Enable for input/output pair 5.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTCNT</name>
<description>External Sensor Error Counter. These bits set the number of external sensor accepted mismatches that have to occur within a single bit period before an external sensor alarm is triggered.</description>
<bitOffset>16</bitOffset>
<bitWidth>5</bitWidth>
</field>
<field>
<name>EXTFRQ</name>
<description>External Sensor Frequency. These bits define the frequency at which the external sensors are clocked to/from the EXTS_IN and EXTS_OUT pair.</description>
<bitOffset>21</bitOffset>
<bitWidth>3</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>freq2000Hz</name>
<description>Div 4 (2000Hz).</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>freq1000Hz</name>
<description>Div 8 (1000Hz).</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>freq500Hz</name>
<description>Div 16 (500Hz).</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>freq250Hz</name>
<description>Div 32 (250Hz).</description>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>freq125Hz</name>
<description>Div 64 (125Hz).</description>
<value>4</value>
</enumeratedValue>
<enumeratedValue>
<name>freq63Hz</name>
<description>Div 128 (63Hz).</description>
<value>5</value>
</enumeratedValue>
<enumeratedValue>
<name>freq31Hz</name>
<description>Div 256 (31Hz).</description>
<value>6</value>
</enumeratedValue>
<enumeratedValue>
<name>RFU</name>
<description>Reserved. Do not use.</description>
<value>7</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>DIVCLK</name>
<description>Clock Divide. These bits are used to divide the 8KHz input clock. The resulting divided clock is used for all logic within the Security Monitor Block. Note: If the input clock is divided with these bits, the error count threshold table and output frequency will be affected accordingly with the same divide factor.</description>
<bitOffset>24</bitOffset>
<bitWidth>3</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>div1</name>
<description>Divide by 1 (8000 Hz).</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>div2</name>
<description>Divide by 2 (4000 Hz).</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>div4</name>
<description>Divide by 4 (2000 Hz).</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>div8</name>
<description>Divide by 8 (1000 Hz).</description>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>div16</name>
<description>Divide by 16 (500 Hz).</description>
<value>4</value>
</enumeratedValue>
<enumeratedValue>
<name>div32</name>
<description>Divide by 32 (250 Hz).</description>
<value>5</value>
</enumeratedValue>
<enumeratedValue>
<name>div64</name>
<description>Divide by 64 (125 Hz).</description>
<value>6</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>BUSY</name>
<description>Busy. This bit is set to 1 by hardware after EXTSCN register is written to. This bit is automatically cleared to 0 after this register information has been transferred to the security monitor domain.</description>
<bitOffset>30</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<enumeratedValue>
<name>idle</name>
<description>Idle.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>busy</name>
<description>Update in Progress.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>LOCK</name>
<description>Lock Register. Once locked, the EXTSCN register can no longer be modified. Only a battery disconnect will clear this bit. VBAT powers this register.</description>
<bitOffset>31</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>unlocked</name>
<description>Unlocked.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>locked</name>
<description>Locked.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INTSCN</name>
<description>Internal Sensor Control Register.</description>
<addressOffset>0x04</addressOffset>
<resetMask>0x7F00FFF7</resetMask>
<fields>
<field>
<name>SHIELD_EN</name>
<description>Die Shield Enable.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TEMP_EN</name>
<description>Temperature Sensor Enable.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VBAT_EN</name>
<description>Battery Monitor Enable.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>LOTEMP_SEL</name>
<description>Low Temperature Detection Select.</description>
<bitOffset>16</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>neg50C</name>
<description>-50 degrees C.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>neg30C</name>
<description>-30 degrees C.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VCORELOEN</name>
<description>VCORE Undervoltage Detect Enable.</description>
<bitOffset>18</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VCOREHIEN</name>
<description>VCORE Overvoltage Detect Enable.</description>
<bitOffset>19</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VDDLOEN</name>
<description>VDD Undervoltage Detect Enable.</description>
<bitOffset>20</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VDDHIEN</name>
<description>VDD Overvoltage Detect Enable.</description>
<bitOffset>21</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VGLEN</name>
<description>Voltage Glitch Detection Enable.</description>
<bitOffset>22</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>LOCK</name>
<description>Lock Register. Once locked, the INTSCN register can no longer be modified. Only a battery disconnect will clear this bit. VBAT powers this register.</description>
<bitOffset>31</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>unlocked</name>
<description>Unlocked.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>locked</name>
<description>Locked.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>SECALM</name>
<description>Security Alarm Register.</description>
<addressOffset>0x08</addressOffset>
<resetValue>0x00000000</resetValue>
<resetMask>0x00000000</resetMask>
<fields>
<field>
<name>DRS</name>
<description>Destructive Reset Trigger. Setting this bit will generate a DRS. This bit is self-cleared by hardware.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>complete</name>
<description>No operation/complete.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>start</name>
<description>Start operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>KEYWIPE</name>
<description>Key Wipe Trigger. Set to 1 to initiate a wipe of the AES key register. It does not reset the part, or log a timestamp. AES and DES registers are not affected by this bit. This bit is automatically cleared to 0 after the keys have been wiped.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>complete</name>
<description>No operation/complete.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>start</name>
<description>Start operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SHIELDF</name>
<description>Die Shield Flag.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>LOTEMP</name>
<description>Low Temperature Detect.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>HITEMP</name>
<description>High Temperature Detect.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>BATLO</name>
<description>Battery Undervoltage Detect.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>BATHI</name>
<description>Battery Overvoltage Detect.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTF</name>
<description>External Sensor Flag. This bit is set to 1 when any of the EXTSTAT bits are set.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VDDLO</name>
<description>VDD Undervoltage Detect Flag.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VCORELO</name>
<description>VCORE Undervoltage Detect Flag.</description>
<bitOffset>9</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VCOREHI</name>
<description>VCORE Overvoltage Detect Flag.</description>
<bitOffset>10</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VDDHI</name>
<description>VDD Overvoltage Flag.</description>
<bitOffset>11</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>VGL</name>
<description>Voltage Glitch Detection Flag.</description>
<bitOffset>12</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSTAT0</name>
<description>External Sensor 0 Detect. The tamper detect is only active when it is enabled. This bits needs to be cleared in software after a tamper event to re-arm the sensor.</description>
<bitOffset>16</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSTAT1</name>
<description>External Sensor 1 Detect. The tamper detect is only active when it is enabled. This bits needs to be cleared in software after a tamper event to re-arm the sensor.</description>
<bitOffset>17</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSTAT2</name>
<description>External Sensor 2 Detect. The tamper detect is only active when it is enabled. This bits needs to be cleared in software after a tamper event to re-arm the sensor.</description>
<bitOffset>18</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSTAT3</name>
<description>External Sensor 3 Detect. The tamper detect is only active when it is enabled. This bits needs to be cleared in software after a tamper event to re-arm the sensor.</description>
<bitOffset>19</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSTAT4</name>
<description>External Sensor 4 Detect. The tamper detect is only active when it is enabled. This bits needs to be cleared in software after a tamper event to re-arm the sensor.</description>
<bitOffset>20</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSTAT5</name>
<description>External Sensor 5 Detect. The tamper detect is only active when it is enabled. This bits needs to be cleared in software after a tamper event to re-arm the sensor.</description>
<bitOffset>21</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSWARN0</name>
<description>External Sensor 0 Warning Ready flag. The tamper detect warning flags are set, regardless of whether the external sensors are enabled.</description>
<bitOffset>24</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSWARN1</name>
<description>External Sensor 1 Warning Ready flag. The tamper detect warning flags are set, regardless of whether the external sensors are enabled.</description>
<bitOffset>25</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSWARN2</name>
<description>External Sensor 2 Warning Ready flag. The tamper detect warning flags are set, regardless of whether the external sensors are enabled.</description>
<bitOffset>26</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSWARN3</name>
<description>External Sensor 3 Warning Ready flag. The tamper detect warning flags are set, regardless of whether the external sensors are enabled.</description>
<bitOffset>27</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSWARN4</name>
<description>External Sensor 4 Warning Ready flag. The tamper detect warning flags are set, regardless of whether the external sensors are enabled.</description>
<bitOffset>28</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSWARN5</name>
<description>External Sensor 5 Warning Ready flag. The tamper detect warning flags are set, regardless of whether the external sensors are enabled.</description>
<bitOffset>29</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>SECDIAG</name>
<description>Security Diagnostic Register.</description>
<addressOffset>0x0C</addressOffset>
<access>read-only</access>
<resetValue>0x00000001</resetValue>
<resetMask>0xFFC0FE02</resetMask>
<fields>
<field>
<name>BORF</name>
<description>Battery-On-Reset Flag. This bit is set once the back up battery is conneted.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SHIELDF</name>
<description>Die Shield Flag.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>LOTEMP</name>
<description>Low Temperature Detect.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>HITEMP</name>
<description>High Temperature Detect.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>BATLO</name>
<description>Battery Undervoltage Detect.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>BATHI</name>
<description>Battery Overvoltage Detect.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>DYNF</name>
<description>Dynamic Sensor Flag. This bit is set to 1 when any of the EXTSTAT bits are set.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>AESKT</name>
<description>AES Key Transfer. This bit is set to 1 when AES Key has been transferred from the TRNG to the battery backed AES key register. This bit can only be reset by a BOR.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>incomplete</name>
<description>Key has not been transferred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>complete</name>
<description>Key has been transferred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSTAT0</name>
<description>External Sensor 0 Detect.</description>
<bitOffset>16</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSTAT1</name>
<description>External Sensor 1 Detect.</description>
<bitOffset>17</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSTAT2</name>
<description>External Sensor 2 Detect.</description>
<bitOffset>18</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSTAT3</name>
<description>External Sensor 3 Detect.</description>
<bitOffset>19</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSTAT4</name>
<description>External Sensor 4 Detect.</description>
<bitOffset>20</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>EXTSTAT5</name>
<description>External Sensor 5 Detect.</description>
<bitOffset>21</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>DLRTC</name>
<description>DRS Log RTC Value. This register contains the 32 bit value in the RTC second register when the last DRS event occurred.</description>
<addressOffset>0x10</addressOffset>
<access>read-only</access>
<resetMask>0x00000000</resetMask>
<fields>
<field>
<name>DLRTC</name>
<description>DRS Log RTC Value. This register contains the 32 bit value in the RTC second register when the last DRS event occured.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<name>SECST</name>
<description>Security Monitor Status Register.</description>
<addressOffset>0x34</addressOffset>
<access>read-only</access>
<fields>
<field>
<name>EXTSRS</name>
<description>External Sensor Control Register Status.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>allowed</name>
<description>Access authorized.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>notAllowed</name>
<description>Access not authorized.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>INTSRS</name>
<description>Internal Sensor Control Register Status.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>allowed</name>
<description>Access authorized.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>notAllowed</name>
<description>Access not authorized.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SECALRS</name>
<description>Security Alarm Register Status.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>allowed</name>
<description>Access authorized.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>notAllowed</name>
<description>Access not authorized.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--SMON The Security Monitor block used to monitor system threat conditions.-->
<peripheral>
<name>SPI17Y</name>
<description>SPI peripheral.</description>
<baseAddress>0x40046000</baseAddress>
<addressBlock>
<offset>0x00</offset>
<size>0x1000</size>
<usage>registers</usage>
</addressBlock>
<interrupt>
<name>SPI0</name>
<value>16</value>
</interrupt>
<registers>
<register>
<name>DATA32</name>
<description>Register for reading and writing the FIFO.</description>
<addressOffset>0x00</addressOffset>
<size>32</size>
<access>read-write</access>
<fields>
<field>
<name>DATA</name>
<description>Read to pull from RX FIFO, write to put into TX FIFO.</description>
<bitOffset>0</bitOffset>
<bitWidth>32</bitWidth>
</field>
</fields>
</register>
<register>
<dim>2</dim>
<dimIncrement>2</dimIncrement>
<name>DATA16[%s]</name>
<description>Register for reading and writing the FIFO.</description>
<alternateRegister>DATA32</alternateRegister>
<addressOffset>0x00</addressOffset>
<size>16</size>
<access>read-write</access>
<fields>
<field>
<name>DATA</name>
<description>Read to pull from RX FIFO, write to put into TX FIFO.</description>
<bitOffset>0</bitOffset>
<bitWidth>16</bitWidth>
</field>
</fields>
</register>
<register>
<dim>4</dim>
<dimIncrement>1</dimIncrement>
<name>DATA8[%s]</name>
<description>Register for reading and writing the FIFO.</description>
<alternateRegister>DATA32</alternateRegister>
<addressOffset>0x00</addressOffset>
<size>8</size>
<access>read-write</access>
<fields>
<field>
<name>DATA</name>
<description>Read to pull from RX FIFO, write to put into TX FIFO.</description>
<bitOffset>0</bitOffset>
<bitWidth>8</bitWidth>
</field>
</fields>
</register>
<register>
<name>CTRL0</name>
<description>Register for controlling SPI peripheral.</description>
<addressOffset>0x04</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>EN</name>
<description>SPI Enable.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>SPI is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>SPI is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>MASTER</name>
<description>Master Mode Enable.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>SPI is Slave mode.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>SPI is Master mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SS_IO</name>
<description>Slave Select 0, IO direction, to support Multi-Master mode,Slave Select 0 can be input in Master mode. This bit has no effect in slave mode.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>output</name>
<description>Slave select 0 is output.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>input</name>
<description>Slave Select 0 is input, only valid if MMEN=1.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>START</name>
<description>Start Transmit.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>start</name>
<description>Master Initiates a transaction, this bit is self clearing when transactions are done. If a transaction cimpletes, and the TX FIFO is empty, the Master halts, if a transaction completes, and the TX FIFO is not empty, the Master initiates another transaction.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SS_CTRL</name>
<description>Start Select Control. Used in Master mode to control the behavior of the Slave Select signal at the end of a transaction.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>DEASSERT</name>
<description>SPI De-asserts Slave Select at the end of a transaction.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>ASSERT</name>
<description>SPI leaves Slave Select asserted at the end of a transaction.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SS</name>
<description>Slave Select, when in Master mode selects which Slave devices are selected. More than one Slave device can be selected.</description>
<bitOffset>16</bitOffset>
<bitWidth>4</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>SS0</name>
<description>SS0 is selected.</description>
<value>0x1</value>
</enumeratedValue>
<enumeratedValue>
<name>SS1</name>
<description>SS1 is selected.</description>
<value>0x2</value>
</enumeratedValue>
<enumeratedValue>
<name>SS2</name>
<description>SS2 is selected.</description>
<value>0x4</value>
</enumeratedValue>
<enumeratedValue>
<name>SS3</name>
<description>SS3 is selected.</description>
<value>0x8</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>CTRL1</name>
<description>Register for controlling SPI peripheral.</description>
<addressOffset>0x08</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>TX_NUM_CHAR</name>
<description>Nubmer of Characters to transmit.</description>
<bitOffset>0</bitOffset>
<bitWidth>16</bitWidth>
</field>
<field>
<name>RX_NUM_CHAR</name>
<description>Nubmer of Characters to receive.</description>
<bitOffset>16</bitOffset>
<bitWidth>16</bitWidth>
</field>
</fields>
</register>
<register>
<name>CTRL2</name>
<description>Register for controlling SPI peripheral.</description>
<addressOffset>0x0C</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>CPHA</name>
<description>Clock Phase.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>Rising_Edge</name>
<description>Data Sampled on clock rising edge. Use when in SPI Mode 0 and Mode 2 </description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Falling_Edge</name>
<description>Data Sampled on clock falling edge. Use when in SPI Mode 1 and Mode 3</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CPOL</name>
<description>Clock Polarity.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>Normal</name>
<description>Normal Clock. Use when in SPI Mode 0 and Mode 1</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Inverted</name>
<description>Inverted Clock. Use when in SPI Mode 2 and Mode 3</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SCLK_INV</name>
<description>Reserved - Must Always Be Cleared to 0.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>NUMBITS</name>
<description>Number of Bits per character.</description>
<bitOffset>8</bitOffset>
<bitWidth>4</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>0</name>
<description>16 bits per character.</description>
<value>0</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>DATA_WIDTH</name>
<description>SPI Data width.</description>
<bitOffset>12</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>Mono</name>
<description>1 data pin.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>Dual</name>
<description>2 data pins.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>Quad</name>
<description>4 data pins.</description>
<value>2</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>THREE_WIRE</name>
<description>Three Wire mode. MOSI/MISO pin(s) shared. Only Mono mode suports Four-Wire.</description>
<bitOffset>15</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Use four wire mode (Mono only).</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Use three wire mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SS_POL</name>
<description>Slave Select Polarity, each Slave Select can have unique polarity.</description>
<bitOffset>16</bitOffset>
<bitWidth>8</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>SS0_high</name>
<description>SS0 active high.</description>
<value>0x1</value>
</enumeratedValue>
<enumeratedValue>
<name>SS1_high</name>
<description>SS1 active high.</description>
<value>0x2</value>
</enumeratedValue>
<enumeratedValue>
<name>SS2_high</name>
<description>SS2 active high.</description>
<value>0x4</value>
</enumeratedValue>
<enumeratedValue>
<name>SS3_high</name>
<description>SS3 active high.</description>
<value>0x8</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SRPOL</name>
<description>Slave Ready Polarity, each Slave Ready can have unique polarity.</description>
<bitOffset>24</bitOffset>
<bitWidth>8</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>SR0_high</name>
<description>SR0 active high.</description>
<value>0x1</value>
</enumeratedValue>
<enumeratedValue>
<name>SR1_high</name>
<description>SR1 active high.</description>
<value>0x2</value>
</enumeratedValue>
<enumeratedValue>
<name>SR2_high</name>
<description>SR2 active high.</description>
<value>0x4</value>
</enumeratedValue>
<enumeratedValue>
<name>SR3_high</name>
<description>SR3 active high.</description>
<value>0x8</value>
</enumeratedValue>
<enumeratedValue>
<name>SR4_high</name>
<description>SR4 active high.</description>
<value>0x10</value>
</enumeratedValue>
<enumeratedValue>
<name>SR5_high</name>
<description>SR5 active high.</description>
<value>0x20</value>
</enumeratedValue>
<enumeratedValue>
<name>SR6_high</name>
<description>SR6 active high.</description>
<value>0x40</value>
</enumeratedValue>
<enumeratedValue>
<name>SR7_high</name>
<description>SR7 active high.</description>
<value>0x80</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>SS_TIME</name>
<description>Register for controlling SPI peripheral/Slave Select Timing.</description>
<addressOffset>0x10</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>PRE</name>
<description>Slave Select Pre delay 1.</description>
<bitOffset>0</bitOffset>
<bitWidth>8</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>256</name>
<description>256 system clocks between SS active and first serial clock edge.</description>
<value>0</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>POST</name>
<description>Slave Select Post delay 2.</description>
<bitOffset>8</bitOffset>
<bitWidth>8</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>256</name>
<description>256 system clocks between last serial clock edge and SS inactive.</description>
<value>0</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>INACT</name>
<description>Slave Select Inactive delay.</description>
<bitOffset>16</bitOffset>
<bitWidth>8</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>256</name>
<description>256 system clocks between transactions.</description>
<value>0</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>CLK_CFG</name>
<description>Register for controlling SPI clock rate.</description>
<addressOffset>0x14</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>LO</name>
<description>Low duty cycle control. In timer mode, reload[7:0].</description>
<bitOffset>0</bitOffset>
<bitWidth>8</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>Dis</name>
<description>Duty cycle control of serial clock generation is disabled.</description>
<value>0</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>HI</name>
<description>High duty cycle control. In timer mode, reload[15:8].</description>
<bitOffset>8</bitOffset>
<bitWidth>8</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>Dis</name>
<description>Duty cycle control of serial clock generation is disabled.</description>
<value>0</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SCALE</name>
<description>System Clock scale factor. Scales the AMBA clock by 2^SCALE before generating serial clock.</description>
<bitOffset>16</bitOffset>
<bitWidth>4</bitWidth>
</field>
</fields>
</register>
<register>
<name>DMA</name>
<description>Register for controlling DMA.</description>
<addressOffset>0x1C</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>TX_FIFO_LEVEL</name>
<description>Transmit FIFO level that will trigger a DMA request, also level for threshold status. When TX FIFO has fewer than this many bytes, the associated events and conditions are triggered.</description>
<bitOffset>0</bitOffset>
<bitWidth>5</bitWidth>
</field>
<field>
<name>TX_FIFO_EN</name>
<description>Transmit FIFO enabled for SPI transactions.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Transmit FIFO is not enabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Transmit FIFO is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_FIFO_CLEAR</name>
<description>Clear TX FIFO, clear is accomplished by resetting the read and write
pointers. This should be done when FIFO is not being accessed on the SPI side.
.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>CLEAR</name>
<description>Clear the Transmit FIFO, clears any pending TX FIFO status.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_FIFO_CNT</name>
<description>Count of entries in TX FIFO.</description>
<bitOffset>8</bitOffset>
<bitWidth>6</bitWidth>
<access>read-only</access>
</field>
<field>
<name>TX_DMA_EN</name>
<description>TX DMA Enable.</description>
<bitOffset>15</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>DIS</name>
<description>TX DMA requests are disabled, andy pending DMA requests are cleared.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>TX DMA requests are enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_FIFO_LEVEL</name>
<description>Receive FIFO level that will trigger a DMA request, also level for threshold status. When RX FIFO has more than this many bytes, the associated events and conditions are triggered.</description>
<bitOffset>16</bitOffset>
<bitWidth>5</bitWidth>
</field>
<field>
<name>RX_FIFO_EN</name>
<description>Receive FIFO enabled for SPI transactions.</description>
<bitOffset>22</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>DIS</name>
<description>Receive FIFO is not enabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Receive FIFO is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_FIFO_CLEAR</name>
<description>Clear RX FIFO, clear is accomplished by resetting the read and write pointers. This should be done when FIFO is not being accessed on the SPI side.</description>
<bitOffset>23</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>CLEAR</name>
<description>Clear the Receive FIFO, clears any pending RX FIFO status.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_FIFO_CNT</name>
<description>Count of entries in RX FIFO.</description>
<bitOffset>24</bitOffset>
<bitWidth>6</bitWidth>
<access>read-only</access>
</field>
<field>
<name>RX_DMA_EN</name>
<description>RX DMA Enable.</description>
<bitOffset>31</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>RX DMA requests are disabled, any pending DMA requests are cleared.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>RX DMA requests are enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INT_FL</name>
<description>Register for reading and clearing interrupt flags. All bits are write 1 to clear.</description>
<addressOffset>0x20</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>TX_THRESH</name>
<description>TX FIFO Threshold Crossed.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_EMPTY</name>
<description>TX FIFO Empty.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_THRESH</name>
<description>RX FIFO Threshold Crossed.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_FULL</name>
<description>RX FIFO FULL.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SSA</name>
<description>Slave Select Asserted.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SSD</name>
<description>Slave Select Deasserted.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>FAULT</name>
<description>Multi-Master Mode Fault.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ABORT</name>
<description>Slave Abort Detected.</description>
<bitOffset>9</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>M_DONE</name>
<description>Master Done, set when SPI Master has completed any transactions.</description>
<bitOffset>11</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_OVR</name>
<description>Transmit FIFO Overrun, set when the AMBA side attempts to write data to a full transmit FIFO.</description>
<bitOffset>12</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_UND</name>
<description>Transmit FIFO Underrun, set when the SPI side attempts to read data from an empty transmit FIFO.</description>
<bitOffset>13</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_OVR</name>
<description>Receive FIFO Overrun, set when the SPI side attempts to write to a full receive FIFO.</description>
<bitOffset>14</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_UND</name>
<description>Receive FIFO Underrun, set when the AMBA side attempts to read data from an empty receive FIFO.</description>
<bitOffset>15</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>INT_EN</name>
<description>Register for enabling interrupts.</description>
<addressOffset>0x24</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>TX_THRESH</name>
<description>TX FIFO Threshold interrupt enable.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_EMPTY</name>
<description>TX FIFO Empty interrupt enable.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_THRESH</name>
<description>RX FIFO Threshold Crossed interrupt enable.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_FULL</name>
<description>RX FIFO FULL interrupt enable.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SSA</name>
<description>Slave Select Asserted interrupt enable.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SSD</name>
<description>Slave Select Deasserted interrupt enable.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>FAULT</name>
<description>Multi-Master Mode Fault interrupt enable.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ABORT</name>
<description>Slave Abort Detected interrupt enable.</description>
<bitOffset>9</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>M_DONE</name>
<description>Master Done interrupt enable.</description>
<bitOffset>11</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_OVR</name>
<description>Transmit FIFO Overrun interrupt enable.</description>
<bitOffset>12</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_UND</name>
<description>Transmit FIFO Underrun interrupt enable.</description>
<bitOffset>13</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_OVR</name>
<description>Receive FIFO Overrun interrupt enable.</description>
<bitOffset>14</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_UND</name>
<description>Receive FIFO Underrun interrupt enable.</description>
<bitOffset>15</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Interrupt is disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Interrupt is enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>WAKE_FL</name>
<description>Register for wake up flags. All bits in this register are write 1 to clear.</description>
<addressOffset>0x28</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>TX_THRESH</name>
<description>Wake on TX FIFO Threshold Crossed.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_EMPTY</name>
<description>Wake on TX FIFO Empty.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_THRESH</name>
<description>Wake on RX FIFO Threshold Crossed.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_FULL</name>
<description>Wake on RX FIFO Full.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>clear</name>
<description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>WAKE_EN</name>
<description>Register for wake up enable.</description>
<addressOffset>0x2C</addressOffset>
<access>read-write</access>
<fields>
<field>
<name>TX_THRESH</name>
<description>Wake on TX FIFO Threshold Crossed Enable.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Wakeup source disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Wakeup source enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_EMPTY</name>
<description>Wake on TX FIFO Empty Enable.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Wakeup source disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Wakeup source enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_THRESH</name>
<description>Wake on RX FIFO Threshold Crossed Enable.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Wakeup source disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Wakeup source enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_FULL</name>
<description>Wake on RX FIFO Full Enable.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Wakeup source disabled.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Wakeup source enabled.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>STAT</name>
<description>SPI Status register.</description>
<addressOffset>0x30</addressOffset>
<access>read-only</access>
<fields>
<field>
<name>BUSY</name>
<description>SPI active status. In Master mode, set when transaction starts, cleared when last bit of last character is acted upon and Slave Select de-assertion would occur. In Slave mode, set when Slave Select is asserted, cleared when Slave Select is de-asserted. Not used in Timer mode. </description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>not</name>
<description>SPI not active.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>active</name>
<description>SPI active.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--SPI17Y SPI peripheral.-->
<peripheral>
<name>SPIMSS</name>
<description>Serial Peripheral Interface.</description>
<prependToName>SPIMSS0_</prependToName>
<baseAddress>0x40018000</baseAddress>
<addressBlock>
<offset>0x00</offset>
<size>0x1000</size>
<usage>registers</usage>
</addressBlock>
<registers>
<register>
<name>DATA16</name>
<description>SPI 16-bit Data Access</description>
<addressOffset>0x00</addressOffset>
<size>16</size>
<access>read-write</access>
<fields>
<field>
<name>DATA</name>
<description>SPI data.</description>
<bitOffset>0</bitOffset>
<bitWidth>16</bitWidth>
</field>
</fields>
</register>
<register>
<dim>2</dim>
<dimIncrement>1</dimIncrement>
<name>DATA8[%s]</name>
<description>SPI Data 8-bit access</description>
<alternateRegister>DATA16</alternateRegister>
<addressOffset>0x00</addressOffset>
<size>8</size>
<access>read-write</access>
<fields>
<field>
<name>DATA</name>
<description>SPI data.</description>
<bitOffset>0</bitOffset>
<bitWidth>8</bitWidth>
</field>
</fields>
</register>
<register>
<name>CTRL</name>
<description>SPI Control Register.</description>
<addressOffset>0x04</addressOffset>
<fields>
<field>
<name>SPIEN</name>
<description>SPI Enable.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>dis_en_enum</name>
<enumeratedValue>
<name>disable</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>enable</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>MMEN</name>
<description>SPI Master Mode Enable.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>slv_mst_enum</name>
<enumeratedValue>
<name>slave</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>master</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>WOR</name>
<description>Wired OR (open drain) Enable.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>dis_en_enum</name>
<enumeratedValue>
<name>disable</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>enable</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CLKPOL</name>
<description>Clock Polarity.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>spi_pol_enum</name>
<enumeratedValue>
<name>idleLo</name>
<description>SCLK idles Low (0) after character transmission/reception.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>idleHi</name>
<description>SCLK idles High (1) after character transmission/reception.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>PHASE</name>
<description>Phase Select.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>spi_phase_enum</name>
<enumeratedValue>
<name>activeEdge</name>
<description>Transmit on active edge of SCLK.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>inactiveEdge</name>
<description>Transmit on inactive edge of SCLK.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>BIRQ</name>
<description>Baud Rate Generator Timer Interrupt Request.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>dis_en_enum</name>
<enumeratedValue>
<name>disable</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>enable</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>STR</name>
<description>Start SPI Interrupt.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>start_op_enum</name>
<enumeratedValue>
<name>complete</name>
<description>No operation/complete.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>start</name>
<description>Start operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>IRQE</name>
<description>Interrupt Request Enable.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>dis_en_enum</name>
<enumeratedValue>
<name>disable</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>enable</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>STATUS</name>
<description>SPI Status Register.</description>
<addressOffset>0x08</addressOffset>
<resetValue>0x00000001</resetValue>
<fields>
<field>
<name>SLAS</name>
<description>Slave Select. If the SPI is in slave mode, this bit indicates if the SPI is selected. If the SPI is in master mode this bit has no meaning.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<name>sel_enum</name>
<enumeratedValue>
<name>selected</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>notSelected</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TXST</name>
<description>Transmit Status.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
<enumeratedValues>
<name>busy_enum</name>
<enumeratedValue>
<name>idle</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>busy</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TUND</name>
<description>Transmit Underrun.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<modifiedWriteValues>oneToClear</modifiedWriteValues>
<enumeratedValues>
<name>event_flag_enum</name>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ROVR</name>
<description>Receive Overrun.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>event_flag_enum</name>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>ABT</name>
<description>Slave Mode Transaction Abort.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>event_flag_enum</name>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>COL</name>
<description>Collision.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>event_flag_enum</name>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TOVR</name>
<description>Transmit Overrun.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>event_flag_enum</name>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>IRQ</name>
<description>SPI Interrupt Request.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<modifiedWriteValues>oneToClear</modifiedWriteValues>
<enumeratedValues>
<name>flag_enum</name>
<enumeratedValue>
<name>inactive</name>
<description>No interrupt is pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>MOD</name>
<description>SPI Mode Register.</description>
<addressOffset>0x0C</addressOffset>
<fields>
<field>
<name>SSV</name>
<description>Slave Select Value.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>lo_hi_enum</name>
<enumeratedValue>
<name>lo</name>
<description>The SSEL pin will be driven low.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>hi</name>
<description>The SSEL pin will be driven high.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SSIO</name>
<description>Slave Select I/O.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>input_output_enum</name>
<enumeratedValue>
<name>input</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>output</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>NUMBITS</name>
<bitOffset>2</bitOffset>
<bitWidth>4</bitWidth>
<enumeratedValues>
<name>spi_bits_enum</name>
<enumeratedValue>
<name>bits16</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>bits1</name>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>bits2</name>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>bits3</name>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>bits4</name>
<value>4</value>
</enumeratedValue>
<enumeratedValue>
<name>bits5</name>
<value>5</value>
</enumeratedValue>
<enumeratedValue>
<name>bits6</name>
<value>6</value>
</enumeratedValue>
<enumeratedValue>
<name>bits7</name>
<value>7</value>
</enumeratedValue>
<enumeratedValue>
<name>bits8</name>
<value>8</value>
</enumeratedValue>
<enumeratedValue>
<name>bits9</name>
<value>9</value>
</enumeratedValue>
<enumeratedValue>
<name>bits10</name>
<value>10</value>
</enumeratedValue>
<enumeratedValue>
<name>bits11</name>
<value>11</value>
</enumeratedValue>
<enumeratedValue>
<name>bits12</name>
<value>12</value>
</enumeratedValue>
<enumeratedValue>
<name>bits13</name>
<value>13</value>
</enumeratedValue>
<enumeratedValue>
<name>bits14</name>
<value>14</value>
</enumeratedValue>
<enumeratedValue>
<name>bits15</name>
<value>15</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_LJ</name>
<description>Transmit Left Justify.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>dis_en_enum</name>
<enumeratedValue>
<name>disable</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>enable</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SSL1</name>
<description>Slave Select 1. If SPI is enabled and in master mode, the SSEL_1 is driven according to this bit.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>hi_lo_enum</name>
<enumeratedValue>
<name>hi</name>
<description>High.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>lo</name>
<description>Low.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SSL2</name>
<description>Slave Select 2. If SPI is enabled and in master mode, the SSEL_2 is driven according to this bit.</description>
<bitOffset>9</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>hi_lo_enum</name>
<enumeratedValue>
<name>hi</name>
<description>High.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>lo</name>
<description>Low.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>SSL3</name>
<description>Slave Select 3. If SPI is enabled and in master mode, the SSEL_3 is driven according to this bit.</description>
<bitOffset>10</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>hi_lo_enum</name>
<enumeratedValue>
<name>hi</name>
<description>High.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>lo</name>
<description>Low.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>BRG</name>
<description>Baud Rate Reload Value. The SPI Baud Rate register is a 16-bit reload value for the SPI Baud Rate Generator. The reload value must be greater than or equal to 0002H for proper SPI operation (maximum baud rate is PCLK frequency divided by 4).</description>
<addressOffset>0x14</addressOffset>
<resetValue>0x0000FFFF</resetValue>
<fields>
<field>
<name>BRG</name>
<description>Baud Rate Reload Value.</description>
<bitOffset>0</bitOffset>
<bitWidth>16</bitWidth>
</field>
</fields>
</register>
<register>
<name>DMA</name>
<description>SPI DMA Register.</description>
<addressOffset>0x18</addressOffset>
<resetValue>0x00070007</resetValue>
<fields>
<field>
<name>TX_FIFO_LEVEL</name>
<description>Transmit FIFO Level. Set the number of free entries in the TxFIFO when a TxDMA request occurs.</description>
<bitOffset>0</bitOffset>
<bitWidth>3</bitWidth>
<enumeratedValues>
<name>fifo_level_enum</name>
<enumeratedValue>
<name>entry1</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>entries2</name>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>entries3</name>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>entries4</name>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>entries5</name>
<value>4</value>
</enumeratedValue>
<enumeratedValue>
<name>entries6</name>
<value>5</value>
</enumeratedValue>
<enumeratedValue>
<name>entries7</name>
<value>6</value>
</enumeratedValue>
<enumeratedValue>
<name>entries8</name>
<value>7</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_FIFO_CLEAR</name>
<description>Transmit FIFO Clear.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<access>write-only</access>
<enumeratedValues>
<name>start_op_enum</name>
<enumeratedValue>
<name>complete</name>
<description>No operation/complete.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>start</name>
<description>Start operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_FIFO_CNT</name>
<description>Transmit FIFO Count.</description>
<bitOffset>8</bitOffset>
<bitWidth>4</bitWidth>
<access>read-only</access>
</field>
<field>
<name>TX_DMA_EN</name>
<description>Transmit DMA Enable.</description>
<bitOffset>15</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>dis_en_enum</name>
<enumeratedValue>
<name>disable</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>enable</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_FIFO_LEVEL</name>
<description>Receive FIFO Level. Sets the RX FIFO DMA request threshold. This configures the number of filled RxFIFO entries before activating an RxDMA request.</description>
<bitOffset>16</bitOffset>
<bitWidth>3</bitWidth>
<enumeratedValues>
<name>fifo_level_enum</name>
<enumeratedValue>
<name>entry1</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>entries2</name>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>entries3</name>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>entries4</name>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>entries5</name>
<value>4</value>
</enumeratedValue>
<enumeratedValue>
<name>entries6</name>
<value>5</value>
</enumeratedValue>
<enumeratedValue>
<name>entries7</name>
<value>6</value>
</enumeratedValue>
<enumeratedValue>
<name>entries8</name>
<value>7</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_FIFO_CLEAR</name>
<description>Receive FIFO Clear.</description>
<bitOffset>20</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>start_op_enum</name>
<enumeratedValue>
<name>complete</name>
<description>No operation/complete.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>start</name>
<description>Start operation.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_FIFO_CNT</name>
<description>Receive FIFO Count.</description>
<bitOffset>24</bitOffset>
<bitWidth>4</bitWidth>
<access>read-only</access>
</field>
<field>
<name>RX_DMA_EN</name>
<description>Receive DMA Enable.</description>
<bitOffset>31</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>dis_en_enum</name>
<enumeratedValue>
<name>disable</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>enable</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>I2S_CTRL</name>
<description>I2S Control Register.</description>
<addressOffset>0x1C</addressOffset>
<fields>
<field>
<name>I2S_EN</name>
<description>I2S Mode Enable.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<name>dis_en_enum</name>
<enumeratedValue>
<name>disable</name>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>enable</name>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>I2S_MUTE</name>
<description>I2S Mute transmit.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>normal</name>
<description>Normal Transmit.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>replaced</name>
<description>Transmit data is replaced with 0.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>I2S_PAUSE</name>
<description>I2S Pause transmit/receive.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>normal</name>
<description>Normal Transmit.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>halt</name>
<description>Halt transmit and receive FIFO and DMA access, transmit 0's.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>I2S_MONO</name>
<description>I2S Monophonic Audio Mode.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>stereophonic</name>
<description>Stereophonic audio.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>monophonic</name>
<description>Monophonic audio format.Each transmit data word is replicated on both left/right channels. Receive data is taken from left channel, right channel receive data is ignored.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>I2S_LJ</name>
<description>I2S Left Justify.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>normal</name>
<description>Normal I2S audio protocol.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>replaced</name>
<description>Audio data is synchronized with SSEL.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--SPIMSS Serial Peripheral Interface.-->
<peripheral>
<name>TMR0</name>
<description>32-bit reloadable timer that can be used for timing and event counting.</description>
<groupName>Timers</groupName>
<baseAddress>0x40010000</baseAddress>
<addressBlock>
<offset>0x00</offset>
<size>0x1000</size>
<usage>registers</usage>
</addressBlock>
<interrupt>
<name>TMR0</name>
<description>TMR0 IRQ</description>
<value>5</value>
</interrupt>
<registers>
<register>
<name>CNT</name>
<description>Count. This register stores the current timer count.</description>
<addressOffset>0x00</addressOffset>
<resetValue>0x00000001</resetValue>
</register>
<register>
<name>CMP</name>
<description>Compare. This register stores the compare value, which is used to set the maximum count value to initiate a reload of the timer to 0x0001.</description>
<addressOffset>0x04</addressOffset>
<resetValue>0x0000FFFF</resetValue>
</register>
<register>
<name>PWM</name>
<description>PWM. This register stores the value that is compared to the current timer count.</description>
<addressOffset>0x08</addressOffset>
</register>
<register>
<name>INTR</name>
<description>Clear Interrupt. Writing a value (0 or 1) to a bit in this register clears the associated interrupt.</description>
<addressOffset>0x0C</addressOffset>
<modifiedWriteValues>oneToClear</modifiedWriteValues>
<fields>
<field>
<name>IRQ_CLR</name>
<description>Clear Interrupt.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
</field>
</fields>
</register>
<register>
<name>CN</name>
<description>Timer Control Register.</description>
<addressOffset>0x10</addressOffset>
<fields>
<field>
<name>TMODE</name>
<description>Timer Mode.</description>
<bitOffset>0</bitOffset>
<bitWidth>3</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>oneShot</name>
<description>One Shot Mode.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>continuous</name>
<description>Continuous Mode.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>counter</name>
<description>Counter Mode.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>pwm</name>
<description>PWM Mode.</description>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>capture</name>
<description>Capture Mode.</description>
<value>4</value>
</enumeratedValue>
<enumeratedValue>
<name>compare</name>
<description>Compare Mode.</description>
<value>5</value>
</enumeratedValue>
<enumeratedValue>
<name>gated</name>
<description>Gated Mode.</description>
<value>6</value>
</enumeratedValue>
<enumeratedValue>
<name>captureCompare</name>
<description>Capture/Compare Mode.</description>
<value>7</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>PRES</name>
<description>Prescaler. Set the Timer's prescaler value. The prescaler divides the PCLK input to the timer and sets the Timer's Count Clock, F_CNT_CLK = PCLK(HZ)/prescaler. The Timer's prescaler setting is a 4-bit value with pres3:pres[2:0].</description>
<bitOffset>3</bitOffset>
<bitWidth>3</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>div1</name>
<description>Divide by 1.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>div2</name>
<description>Divide by 2.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>div4</name>
<description>Divide by 4.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>div8</name>
<description>Divide by 8.</description>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>div16</name>
<description>Divide by 16.</description>
<value>4</value>
</enumeratedValue>
<enumeratedValue>
<name>div32</name>
<description>Divide by 32.</description>
<value>5</value>
</enumeratedValue>
<enumeratedValue>
<name>div64</name>
<description>Divide by 64.</description>
<value>6</value>
</enumeratedValue>
<enumeratedValue>
<name>div128</name>
<description>Divide by 128.</description>
<value>7</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TPOL</name>
<description>Timer input/output polarity bit.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>activeHi</name>
<description>Active High.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>activeLo</name>
<description>Active Low.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TEN</name>
<description>Timer Enable.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>PRES3</name>
<description>MSB of prescaler value.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>PWMSYNC</name>
<description>Timer PWM Synchronization Mode Enable.</description>
<bitOffset>9</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>NOLHPOL</name>
<description>Timer PWM output 0A polarity bit.</description>
<bitOffset>10</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>NOLLPOL</name>
<description>Timer PWM output 0A' polarity bit.</description>
<bitOffset>11</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>PWMCKBD</name>
<description>Timer PWM output 0A Mode Disable.</description>
<bitOffset>12</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>0</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>NOLCMP</name>
<description>Timer Non-Overlapping Compare Register.</description>
<addressOffset>0x14</addressOffset>
<fields>
<field>
<name>NOLLCMP</name>
<description>Non-overlapping Low Compare. The 8-bit timer count value of non-overlapping time between falling edge of PWM output 0A and next rising edge of PWM output 0A'.</description>
<bitOffset>0</bitOffset>
<bitWidth>8</bitWidth>
</field>
<field>
<name>NOLHCMP</name>
<description>Non-overlapping High Compare. The 8-bit timer count value of non-overlapping time between falling edge of PWM output 0A' and next rising edge of PWM output 0A.</description>
<bitOffset>8</bitOffset>
<bitWidth>8</bitWidth>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--TMR0 32-bit reloadable timer that can be used for timing and event counting.-->
<peripheral derivedFrom="TMR0">
<name>TMR1</name>
<description>32-bit reloadable timer that can be used for timing and event counting. 1</description>
<baseAddress>0x40011000</baseAddress>
<interrupt>
<name>TMR1</name>
<description>TMR1 IRQ</description>
<value>6</value>
</interrupt>
</peripheral>
<!--TMR1 32-bit reloadable timer that can be used for timing and event counting. 1-->
<peripheral derivedFrom="TMR0">
<name>TMR2</name>
<description>32-bit reloadable timer that can be used for timing and event counting. 2</description>
<baseAddress>0x40012000</baseAddress>
<interrupt>
<name>TMR2</name>
<description>TMR2 IRQ</description>
<value>7</value>
</interrupt>
</peripheral>
<!--TMR2 32-bit reloadable timer that can be used for timing and event counting. 2-->
<peripheral>
<name>UART0</name>
<description>UART</description>
<baseAddress>0x40042000</baseAddress>
<addressBlock>
<offset>0</offset>
<size>0x1000</size>
<usage>registers</usage>
</addressBlock>
<interrupt>
<name>UART0</name>
<description>UART0 IRQ</description>
<value>14</value>
</interrupt>
<registers>
<register>
<name>CTRL</name>
<description>Control Register.</description>
<addressOffset>0x00</addressOffset>
<size>32</size>
<fields>
<field>
<name>ENABLE</name>
<description>UART enabled, to enable UART block, it is used to drive a gated clock in order to save power consumption when UART is not used. FIFOs are flushed when UART is disabled.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>UART disabled. FIFOs are flushed. Clock is gated off for power savings. </description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>UART enabled. </description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>PARITY_EN</name>
<description>Enable/disable Parity bit (9th character).</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>No Parity </description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Parity enabled as 9th bit</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>PARITY</name>
<description>When PARITY_EN=1, selects odd, even, Mark or Space parity.
Mark parity = always 1; Space parity = always 0.</description>
<bitOffset>2</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>Even</name>
<description>Even parity selected.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>ODD</name>
<description>Odd parity selected.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>MARK</name>
<description>Mark parity selected.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>SPACE</name>
<description>Space parity selected.</description>
<value>3</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>PARMD</name>
<description>Selects parity based on 1s or 0s count (when PARITY_EN=1).</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>1</name>
<description>Parity calculation is based on number of 1s in frame.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>0</name>
<description>Parity calculation is based on number of 0s in frame.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TX_FLUSH</name>
<description>Flushes the TX FIFO buffer.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>RX_FLUSH</name>
<description>Flushes the RX FIFO buffer.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>BITACC</name>
<description>If set, bit accuracy is selected, in this case the bit duration is the same for all the bits with the optimal accuracy. But the frame duration can have a significant deviation from the expected baudrate.If clear, frame accuracy is selected, therefore bits can have different duration in order to guarantee the minimum frame deviation.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>FRAME</name>
<description>Frame accuracy.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>BIT</name>
<description>Bit accuracy.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CHAR_SIZE</name>
<description>Selects UART character size.</description>
<bitOffset>8</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>5</name>
<description>5 bits.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>6</name>
<description>6 bits.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>7</name>
<description>7 bits.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>8</name>
<description>8 bits.</description>
<value>3</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>STOPBITS</name>
<description>Selects the number of stop bits that will be generated.</description>
<bitOffset>10</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>1</name>
<description>1 stop bit.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>1_5</name>
<description>1.5 stop bits.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>FLOW_CTRL</name>
<description>Enables/disables hardware flow control.</description>
<bitOffset>11</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>en</name>
<description>HW Flow Control with RTS/CTS enabled</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>dis</name>
<description>HW Flow Control disabled</description>
<value>0</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>FLOW_POL</name>
<description>RTS/CTS polarity.</description>
<bitOffset>12</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>0</name>
<description>RTS/CTS asserted is logic 0.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>1</name>
<description>RTS/CTS asserted is logic 1.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>NULL_MODEM</name>
<description>NULL Modem Support (RTS/CTS and TXD/RXD swap).</description>
<bitOffset>13</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>DIS</name>
<description>Direct convention.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>EN</name>
<description>Null Modem Mode.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>BREAK</name>
<description>Break control bit. It causes a break condition to be transmitted to receiving UART.</description>
<bitOffset>14</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>DIS</name>
<description>Break characters are not generated.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>EN</name>
<description>Break characters are sent(all the bits are at '0' including start/parity/stop).</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>CLKSEL</name>
<description>Baud Rate Clock Source Select. Selects the baud rate clock.</description>
<bitOffset>15</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>SYSTEM</name>
<description>System clock.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>ALTERNATE</name>
<description>Alternate 7.3727MHz internal clock. Useful in low power modes when the system clock is slow.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RX_TO</name>
<description>RX Time Out. RX time out interrupt will occur after RXTO Uart
characters if RX-FIFO is not empty and RX FIFO has not been read.</description>
<bitOffset>16</bitOffset>
<bitWidth>8</bitWidth>
</field>
</fields>
</register>
<register>
<name>THRESH_CTRL</name>
<description>Threshold Control register.</description>
<addressOffset>0x04</addressOffset>
<size>32</size>
<fields>
<field>
<name>RX_FIFO_THRESH</name>
<description>RX FIFO Threshold Level.When the RX FIFO reaches this many bytes or higher, UARTn_INFTL.rx_fifo_level is set.</description>
<bitOffset>0</bitOffset>
<bitWidth>6</bitWidth>
</field>
<field>
<name>TX_FIFO_THRESH</name>
<description>TX FIFO Threshold Level. When the TX FIFO reaches this many bytes or higher, UARTn_INTFL.tx_fifo_level is set.</description>
<bitOffset>8</bitOffset>
<bitWidth>6</bitWidth>
</field>
<field>
<name>RTS_FIFO_THRESH</name>
<description>RTS threshold control. When the RX FIFO reaches this many bytes or higher, the RTS output signal is deasserted, informing the transmitting UART to stop sending data to this UART.</description>
<bitOffset>16</bitOffset>
<bitWidth>6</bitWidth>
</field>
</fields>
</register>
<register>
<name>STATUS</name>
<description>Status Register.</description>
<addressOffset>0x08</addressOffset>
<size>32</size>
<access>read-only</access>
<fields>
<field>
<name>TX_BUSY</name>
<description>Read-only flag indicating the UART transmit status.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
</field>
<field>
<name>RX_BUSY</name>
<description>Read-only flag indicating the UARTreceiver status.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
</field>
<field>
<name>PARITY</name>
<description>9th Received bit state. This bit identifies the state of the 9th bit of received data. Only available for UART_CTRL.SIZE[1:0]=3.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
</field>
<field>
<name>BREAK</name>
<description>Received BREAK status. BREAKS is cleared when UART_STAT register is read. Received data input is held in spacing (logic 0) state for longer than a full word transmission time (that is, the total time of Start bit + data bits + Parity + Stop bits).</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
</field>
<field>
<name>RX_EMPTY</name>
<description>Read-only flag indicating the RX FIFO state.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
</field>
<field>
<name>RX_FULL</name>
<description>Read-only flag indicating the RX FIFO state.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
</field>
<field>
<name>TX_EMPTY</name>
<description>Read-only flag indicating the TX FIFO state.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
</field>
<field>
<name>TX_FULL</name>
<description>Read-only flag indicating the TX FIFO state.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
</field>
<field>
<name>RX_FIFO_CNT</name>
<description>Indicates the number of bytes currently in the RX FIFO.</description>
<bitOffset>8</bitOffset>
<bitWidth>6</bitWidth>
<access>read-only</access>
</field>
<field>
<name>TX_FIFO_CNT</name>
<description>Indicates the number of bytes currently in the TX FIFO.</description>
<bitOffset>16</bitOffset>
<bitWidth>6</bitWidth>
<access>read-only</access>
</field>
<field>
<name>RX_TO</name>
<description>RX Timeout status.</description>
<bitOffset>24</bitOffset>
<bitWidth>1</bitWidth>
<access>read-only</access>
</field>
</fields>
</register>
<register>
<name>INT_EN</name>
<description>Interrupt Enable Register.</description>
<addressOffset>0x0C</addressOffset>
<size>32</size>
<fields>
<field>
<name>RX_FRAME_ERROR</name>
<description>Enable for RX Frame Error Interrupt.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>RX_PARITY_ERROR</name>
<description>Enable for RX Parity Error interrupt.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>CTS_CHANGE</name>
<description>Enable for CTS signal change interrupt.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>RX_OVERRUN</name>
<description>Enable for RX FIFO OVerrun interrupt.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>RX_FIFO_THRESH</name>
<description>Enable for interrupt when RX FIFO reaches the number of bytes configured by the RXTHD field.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>TX_FIFO_ALMOST_EMPTY</name>
<description>Enable for interrupt when TX FIFO has only one byte remaining.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>TX_FIFO_THRESH</name>
<description>Enable for interrupt when TX FIFO reaches the number of bytes configured by the TXTHD field.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>BREAK</name>
<description>Enable for received BREAK character interrupt.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>RX_TIMEOUT</name>
<description>Enable for RX Timeout Interrupt. Trigger if there is no RX communication during n UART characters (n=UART_CN.RXTO).</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>LAST_BREAK</name>
<description>Enable for Last break character interrupt.</description>
<bitOffset>9</bitOffset>
<bitWidth>1</bitWidth>
</field>
</fields>
</register>
<register>
<name>INT_FL</name>
<description>Interrupt Status Flags.</description>
<addressOffset>0x10</addressOffset>
<size>32</size>
<modifiedWriteValues>oneToClear</modifiedWriteValues>
<fields>
<field>
<name>RX_FRAME_ERROR</name>
<description>FLAG for RX Frame Error Interrupt.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>RX_PARITY_ERROR</name>
<description>FLAG for RX Parity Error interrupt.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>CTS_CHANGE</name>
<description>FLAG for CTS signal change interrupt.</description>
<bitOffset>2</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>RX_OVERRUN</name>
<description>FLAG for RX FIFO Overrun interrupt.</description>
<bitOffset>3</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>RX_FIFO_THRESH</name>
<description>FLAG for interrupt when RX FIFO reaches the number of bytes configured by the RXTHD field.</description>
<bitOffset>4</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>TX_FIFO_ALMOST_EMPTY</name>
<description>FLAG for interrupt when TX FIFO has only one byte remaining.</description>
<bitOffset>5</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>TX_FIFO_THRESH</name>
<description>FLAG for interrupt when TX FIFO reaches the number of bytes configured by the TXTHD field.</description>
<bitOffset>6</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>BREAK</name>
<description>FLAG for received BREAK character interrupt.</description>
<bitOffset>7</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>RX_TIMEOUT</name>
<description>FLAG for RX Timeout Interrupt. Trigger if there is no RX communication during n UART characters (n=UART_CN.RXTO).</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
</field>
<field>
<name>LAST_BREAK</name>
<description>FLAG for Last break character interrupt.</description>
<bitOffset>9</bitOffset>
<bitWidth>1</bitWidth>
</field>
</fields>
</register>
<register>
<name>BAUD0</name>
<description>Baud rate register. Integer portion.</description>
<addressOffset>0x14</addressOffset>
<size>32</size>
<fields>
<field>
<name>IBAUD</name>
<description>Integer portion of baud rate divisor value. IBAUD = InputClock / (factor * Baud Rate Frequency).</description>
<bitOffset>0</bitOffset>
<bitWidth>12</bitWidth>
</field>
<field>
<name>FACTOR</name>
<description>FACTOR must be chosen to have IDIV&gt;0. factor used in calculation = 128 &gt;&gt; FACTOR.</description>
<bitOffset>16</bitOffset>
<bitWidth>2</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>128</name>
<description>Baud Factor 128</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>64</name>
<description>Baud Factor 64</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>32</name>
<description>Baud Factor 32</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>16</name>
<description>Baud Factor 16</description>
<value>3</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>BAUD1</name>
<description>Baud rate register. Decimal Setting.</description>
<addressOffset>0x18</addressOffset>
<size>32</size>
<fields>
<field>
<name>DBAUD</name>
<description>Decimal portion of baud rate divisor value. DIV = InputClock/(factor*Baud Rate Frequency). DDIV=(DIV-IDIV)*128.</description>
<bitOffset>0</bitOffset>
<bitWidth>12</bitWidth>
</field>
</fields>
</register>
<register>
<name>FIFO</name>
<description>FIFO Data buffer.</description>
<addressOffset>0x1C</addressOffset>
<size>32</size>
<fields>
<field>
<name>FIFO</name>
<description>Load/unload location for TX and RX FIFO buffers.</description>
<bitOffset>0</bitOffset>
<bitWidth>8</bitWidth>
</field>
</fields>
</register>
<register>
<name>DMA</name>
<description>DMA Configuration.</description>
<addressOffset>0x20</addressOffset>
<size>32</size>
<fields>
<field>
<name>TDMA_EN</name>
<description>TX DMA channel enable.</description>
<bitOffset>0</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>DMA is disabled </description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>DMA is enabled </description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RXDMA_EN</name>
<description>RX DMA channel enable.</description>
<bitOffset>1</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>DMA is disabled </description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>DMA is enabled </description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>TXDMA_LEVEL</name>
<description>TX threshold for DMA transmission.</description>
<bitOffset>8</bitOffset>
<bitWidth>6</bitWidth>
</field>
<field>
<name>RXDMA_LEVEL</name>
<description>RX threshold for DMA transmission.</description>
<bitOffset>16</bitOffset>
<bitWidth>6</bitWidth>
</field>
</fields>
</register>
<register>
<name>TX_FIFO</name>
<description>Transmit FIFO Status register.</description>
<addressOffset>0x24</addressOffset>
<size>32</size>
<fields>
<field>
<name>DATA</name>
<description>Reading from this field returns the next character available at the
output of the TX FIFO (if one is available, otherwise 00h is returned).</description>
<bitOffset>0</bitOffset>
<bitWidth>7</bitWidth>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--UART0 UART-->
<peripheral derivedFrom="UART0">
<name>UART1</name>
<description>UART 1</description>
<baseAddress>0x40043000</baseAddress>
<interrupt>
<name>UART1</name>
<description>UART1 IRQ</description>
<value>15</value>
</interrupt>
</peripheral>
<!--UART1 UART 1-->
<peripheral>
<name>WDT0</name>
<description>Watchdog Timer 0</description>
<baseAddress>0x40003000</baseAddress>
<addressBlock>
<offset>0x00</offset>
<size>0x0400</size>
<usage>registers</usage>
</addressBlock>
<interrupt>
<name>WDT0</name>
<value>1</value>
</interrupt>
<registers>
<register>
<name>CTRL</name>
<description>Watchdog Timer Control Register.</description>
<addressOffset>0x00</addressOffset>
<resetMask>0x7FFFF000</resetMask>
<fields>
<field>
<name>INT_PERIOD</name>
<description>Watchdog Interrupt Period. The watchdog timer will assert an interrupt, if enabled, if the CPU does not write the watchdog reset sequence to the WDT_RST register before the watchdog timer has counted this time period since the last timer reset.</description>
<bitOffset>0</bitOffset>
<bitWidth>4</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>wdt2pow31</name>
<description>2**31 clock cycles.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow30</name>
<description>2**30 clock cycles.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow29</name>
<description>2**29 clock cycles.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow28</name>
<description>2**28 clock cycles.</description>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow27</name>
<description>2^27 clock cycles.</description>
<value>4</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow26</name>
<description>2**26 clock cycles.</description>
<value>5</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow25</name>
<description>2**25 clock cycles.</description>
<value>6</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow24</name>
<description>2**24 clock cycles.</description>
<value>7</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow23</name>
<description>2**23 clock cycles.</description>
<value>8</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow22</name>
<description>2**22 clock cycles.</description>
<value>9</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow21</name>
<description>2**21 clock cycles.</description>
<value>10</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow20</name>
<description>2**20 clock cycles.</description>
<value>11</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow19</name>
<description>2**19 clock cycles.</description>
<value>12</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow18</name>
<description>2**18 clock cycles.</description>
<value>13</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow17</name>
<description>2**17 clock cycles.</description>
<value>14</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow16</name>
<description>2**16 clock cycles.</description>
<value>15</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RST_PERIOD</name>
<description>Watchdog Reset Period. The watchdog timer will assert a reset, if enabled, if the CPU does not write the watchdog reset sequence to the WDT_RST register before the watchdog timer has counted this time period since the last timer reset.</description>
<bitOffset>4</bitOffset>
<bitWidth>4</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>wdt2pow31</name>
<description>2**31 clock cycles.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow30</name>
<description>2**30 clock cycles.</description>
<value>1</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow29</name>
<description>2**29 clock cycles.</description>
<value>2</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow28</name>
<description>2**28 clock cycles.</description>
<value>3</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow27</name>
<description>2^27 clock cycles.</description>
<value>4</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow26</name>
<description>2**26 clock cycles.</description>
<value>5</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow25</name>
<description>2**25 clock cycles.</description>
<value>6</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow24</name>
<description>2**24 clock cycles.</description>
<value>7</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow23</name>
<description>2**23 clock cycles.</description>
<value>8</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow22</name>
<description>2**22 clock cycles.</description>
<value>9</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow21</name>
<description>2**21 clock cycles.</description>
<value>10</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow20</name>
<description>2**20 clock cycles.</description>
<value>11</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow19</name>
<description>2**19 clock cycles.</description>
<value>12</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow18</name>
<description>2**18 clock cycles.</description>
<value>13</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow17</name>
<description>2**17 clock cycles.</description>
<value>14</value>
</enumeratedValue>
<enumeratedValue>
<name>wdt2pow16</name>
<description>2**16 clock cycles.</description>
<value>15</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>WDT_EN</name>
<description>Watchdog Timer Enable.</description>
<bitOffset>8</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>INT_FLAG</name>
<description>Watchdog Timer Interrupt Flag.</description>
<bitOffset>9</bitOffset>
<bitWidth>1</bitWidth>
<modifiedWriteValues>oneToClear</modifiedWriteValues>
<enumeratedValues>
<enumeratedValue>
<name>inactive</name>
<description>No interrupt is pending.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>pending</name>
<description>An interrupt is pending.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>INT_EN</name>
<description>Watchdog Timer Interrupt Enable.</description>
<bitOffset>10</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RST_EN</name>
<description>Watchdog Timer Reset Enable.</description>
<bitOffset>11</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>dis</name>
<description>Disable.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>en</name>
<description>Enable.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
<field>
<name>RST_FLAG</name>
<description>Watchdog Timer Reset Flag.</description>
<bitOffset>31</bitOffset>
<bitWidth>1</bitWidth>
<enumeratedValues>
<usage>read-write</usage>
<enumeratedValue>
<name>noEvent</name>
<description>The event has not occurred.</description>
<value>0</value>
</enumeratedValue>
<enumeratedValue>
<name>occurred</name>
<description>The event has occurred.</description>
<value>1</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
<register>
<name>RST</name>
<description>Watchdog Timer Reset Register.</description>
<addressOffset>0x04</addressOffset>
<access>write-only</access>
<fields>
<field>
<name>WDT_RST</name>
<description>Writing the watchdog counter 'reset sequence' to this register resets the watchdog counter. If the watchdog count exceeds INT_PERIOD then a watchdog interrupt will occur, if enabled. If the watchdog count exceeds RST_PERIOD then a watchdog reset will occur, if enabled.</description>
<bitOffset>0</bitOffset>
<bitWidth>8</bitWidth>
<enumeratedValues>
<enumeratedValue>
<name>seq0</name>
<description>The first value to be written to reset the WDT.</description>
<value>0x000000A5</value>
</enumeratedValue>
<enumeratedValue>
<name>seq1</name>
<description>The second value to be written to reset the WDT.</description>
<value>0x0000005A</value>
</enumeratedValue>
</enumeratedValues>
</field>
</fields>
</register>
</registers>
</peripheral>
<!--WDT0 Watchdog Timer 0-->
</peripherals>
</device>